论文信息 - The method of estimating delay in switching circuits and the figure of merit of a switching transistor

The method of estimating delay in switching circuits and the figure of merit of a switching transistor

A simple method of estimating delay in a switching network is outlined. The simplicity of formulas thus obtained makes them readily applicable for circuit comparisons or device optimization purposes. It is shown that a term involving the product of base resistance and diffusion capacitance forms a major limitation on high-speed, voltage-driven circuits. This method is applicable to a general class of switching problems.

K. G. Ashar | K. Ashar

[1] R. L. Pritchard,et al. Two-Dimensional Current Flow in Junction Transistors at High Frequencies , 1958, Proceedings of the IRE.

[2] I. M. Ross,et al. The Dependence of Transistor Parameters on the Distribution of Base Layer Resistivity , 1956, Proceedings of the IRE.

[3] A. Boothroyd,et al. Determination of physical parameters of diffusion and drift transistors , 1961, IRE Transactions on Electron Devices.

[4] K. Ashar,et al. The transit time in transistors , 1963 .

[5] D. E. Thomas,et al. Junction Transistor Short-Circuit Current Gain and Phase Determination , 1958, Proceedings of the IRE.

[6] Hitendra Nath Ghosh,et al. Transient Analysis and Device Characterization of ACP Circuits , 1963, IBM J. Res. Dev..

[7] C. Polk. Transient Response of a Transmission Line Containing An Arbitrary Number of Small Capacitive Discontinuities , 1960 .