Buffer depth and traffic influence on 3D NoCs performance

3D NoC-based architectures have emerged to reduce the network latency, the energy consumption and total area in comparison to 2D NoC topologies. However, they are characterized by various trade-offs with regard to the three dimensional structure and its performance specifications. In this paper, we present a 3D NoC mesh architecture called Lasio, whose latency and the throughput achieved, for both network and application, are evaluated considering two types of traffic patterns, varied buffer depth and a range of packet sizes. Cycle-accurate simulations demonstrated that there is a high impact of buffer depth and packet size on the NoC latency and on the application latency. Applying an appropriate buffer depth, for several sizes of packets, the application latency is reduced and throughput is increased.

[1]  Luca P. Carloni,et al.  Networks-on-chip in emerging interconnect paradigms: Advantages and challenges , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[2]  Hannu Tenhunen,et al.  Research and practices on 3D networks-on-chip architectures , 2010, NORCHIP 2010.

[3]  Axel Jantsch,et al.  Network on Chip , 2002 .

[4]  Hannu Tenhunen,et al.  An Efficient Hybridization Scheme for Stacked Mesh 3D NoC Architecture , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[5]  Eby G. Friedman,et al.  3-D Topologies for Networks-on-Chip , 2007, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Feng Shi,et al.  3D floorplanning of low-power and area-efficient Network-on-Chip architecture , 2011, Microprocess. Microsystems.

[7]  Chita R. Das,et al.  MIRA: A Multi-layered On-Chip Interconnect Router Architecture , 2008, 2008 International Symposium on Computer Architecture.

[8]  Sachhidh Kannan,et al.  3D NOC for many-core processors , 2011, Microelectron. J..

[9]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[10]  Ali Ahmadinia,et al.  Low power heterogeneous 3D Networks-on-Chip architectures , 2011, 2011 International Conference on High Performance Computing & Simulation.

[11]  Fernando Gehm Moraes,et al.  Arbitration and routing impact on NoC design , 2011, 2011 22nd IEEE International Symposium on Rapid System Prototyping.

[12]  Eby G. Friedman,et al.  3-D Topologies for Networks-on-Chip , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.