DIGITAL VLSI ON SYSTEM CHIP DESIGN USING MULTI-HASHING TECHNIQUE
暂无分享,去创建一个
[1] Divya Sharma,et al. S-Box Design Analysis and Parameter Variation in AES Algorithm , 2012 .
[2] Odysseas G. Koufopavlou,et al. An ultra high speed architecture for VLSI implementation of hash functions , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.
[3] Quynh H. Dang,et al. Secure Hash Standard | NIST , 2015 .
[4] Máire O'Neill,et al. Efficient single-chip implementation of SHA-384 and SHA-512 , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[5] Manoj Kumar,et al. Optimized on System Analysis Using AES and X-tea , 2013 .
[6] Luigi Dadda,et al. An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512) , 2004, GLSVLSI '04.
[7] Bart Preneel,et al. Cryptographic hash functions , 2010, Eur. Trans. Telecommun..
[8] Odysseas G. Koufopavlou,et al. Networking Data Integrity: High Speed Architectures and Hardware Implementations , 2003, Int. Arab J. Inf. Technol..
[9] Manoj Kumar,et al. "FPGA Implementation of Cryptographic Algorithms using Multi-Encryption Technique" , 2013 .