Synthesis of control units with field-programmable logic devices

The chapter discusses contemporary field-programmable logic devices and their evolution, starting from the simplest programmable logic devices, such as PLA, PAL, GAL and PROM, and finishing with very sophisticated chips such as CPLD and FPGA. This analysis shows particular features of different elements and permits to optimize the control unit logic circuits, in which some particular elements are used. The CMCU has some features of both FSM and MCU. Therefore main design and optimization methods applied in case of these two types of control units are presented in the main part of the chapter.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Bruce W. Bomar.  Implementation of microprogrammed control in FPGAs , 2002, IEEE Trans. Ind. Electron..

[3]  A. Richard Newton,et al.  MUSE: a multilevel symbolic encoding algorithm for state assignment , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  John S. Liptay,et al.  A high-frequency custom CMOS S/390 microprocessor , 1997, IBM J. Res. Dev..

[5]  Jing-Yang Jou,et al.  ALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[7]  Tilak Agerwala.  Microprogram Optimization: A Survey , 1976, IEEE Transactions on Computers.

[8]  D. Kania.  Efficient approach to synthesis of multioutput Boolean functions on PAL-based devices , 2003 .

[9]  Bernhard Eschermann,et al.  State assignment for hardwired VLSI control units , 1993, CSUR.

[10]  Krzysztof Sapiecha,et al.  An efficient algorithm of perfect state encoding for CPLD based systems , 1998 .

[11]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  S. G. Tucker.  Microprogram Control for System/360 , 1967, IBM Syst. J..

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  K. Sakamura.  Making computers invisible , 2002, IEEE Micro.

[15]  Santanu Chattopadhyay,et al.  Genetic algorithm based approach for integrated state assignment and flipflop selection in finite state machine synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[16]  Scott J. Schwartz.  An Algorithm for Minimizing Read Only Memories for Machine Control , 1968, SWAT.

[17]  Dariusz Kania.  Coding Capacity of PAL-based Logic Blocks Included in CPLDs and FPGAs , 2000 .

[18]  M. V. Wilkes,et al.  Micro-programming and the design of the control circuits in an electronic digital computer , 1953 .

[19]  Seiyang Yang,et al.  PLADE: a two-stage PLA decomposition , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2005, J. Syst. Archit..

[21]  Tsutomu Sasao,et al.  Output Phase Optimization for AND-OR-EXOR PLAs with Decoders and Its Application to Design of Adders , 2005, IEICE Trans. Inf. Syst..

[22]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[23]  Michael J. Flynn,et al.  Microprogramming: An Introduction and a Viewpoint , 1971, IEEE Transactions on Computers.

[24]  D. Kania.  Two-level logic synthesis on PALs , 1999 .

[25]  Fabio Somenzi,et al.  Logic synthesis and verification algorithms , 1996 .

[26]  B. Oelmann,et al.  A tool for low-power synthesis of FSMs with mixed synchronous/asynchronous state memory , 2004, Proceedings Norchip Conference, 2004..

[27]  Tsutomu Sasao,et al.  Multiple-valued minimization to optimize PLAs with output EXOR gates , 1999, Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329).

[28]  Yinshui Xia,et al.  Genetic algorithm based state assignment for power and area optimisation , 2002 .

[29]  Santanu Chattopadhyay,et al.  Area Conscious State Assignment with Flip-Flop and Output Polarity Selection for Finite State Machine Synthesis?A Genetic Algorithm Approach , 2005, Comput. J..

[30]  Tiziano Villa,et al.  Symbolic two-level minimization , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Bruce D. Shriver,et al.  The anatomy of a high-performance microprocessor - a systems perspective , 1998 .

[32]  Dariusz Kania.  Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[33]  Volnei A. Pedroni.  Circuit Design with VHDL , 2004 .

[34]  Maurice V. Wilkes,et al.  The best way to design an automatic calculating machine , 1981 .

[35]  Valeri Solovjev.  Refined CPLD macrocell architecture for the effective FSM implementation , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[36]  Madhav P. Desai,et al.  A state assignment scheme targeting performance and area , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[37]  Zoran Salcic.  VHDL and FPLDs in Digital Systems Design, Prototyping and Customization , 1998 .

[38]  Gabriele Saucier,et al.  ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[39]  Francois Anceau,et al.  The architecture of microprocessors , 1987 .

[40]  D Kania.  An Efficient Algorithm for Output Coding in Pal Based Cplds (TECHNICAL NOTE) , 2002 .

[41]  Irith Pomeranz,et al.  GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[42]  Ken Sakamura.  Future SOC Possibilities , 2002, IEEE Micro.

[43]  Edward Hrynkiewicz,et al.  Impact of Decomposition Direction on Synthesis Effectiveness , 2003 .

[44]  Dariusz Kania,et al.  Decomposition-based synthesis and its application in PAL-oriented technology mapping , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.

[45]  F. Joel Ferguson,et al.  Chesmin: a heuristic for state reduction in incompletely specified finite state machines , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[46]  Alexander Barkalov,et al.  Synthesis of Mealy Finite States machines for interpretation of verticalized flow-charts , 2005 .

[47]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .

[48]  C. Silvano,et al.  Low-power state assignment techniques for finite state machines , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[49]  Massoud Pedram,et al.  Low power synthesis of finite state machines with mixed D and T flip-flops , 2003, ASP-DAC '03.

[50]  C.A.T. Salama,et al.  Low voltage high performance E/D MOS logic , 1981 .

[51]  Stanley Habib,et al.  Microprogramming and firmware engineering methods , 1988 .

[52]  Heng Hu,et al.  A heuristic state assignment algorithm targeting area , 2003, ASICON 2003.

[53]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[54]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[55]  Christoph Scholl,et al.  Functional Decomposition With Application to FPGA Syn-thesis , 2001 .

[56]  P. Ashar,et al.  Sequential Logic Synthesis , 1991 .

[57]  Donald J. Patterson,et al.  Computer organization and design: the hardware-software interface (appendix a , 1993 .

[58]  Tsutomu Sasao,et al.  Input Variable Assignment and Output Phase Optimization of PLA's , 1984, IEEE Transactions on Computers.

[59]  S. Valeri,et al.  Synthesis of sequential circuits on programmable logic devices based on new models of finite state machines , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[60]  Yaohan Chu,et al.  Computer organization and microprogramming , 1972 .

[61]  Samir S. Husson,et al.  Microprogramming: principles and practices , 1971, SIGM.

[62]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with Verilog Design , 1999 .

[63]  Tsutomu Sasao,et al.  Switching Theory for Logic Synthesis , 1999, Springer US.

[64]  Emerson W. Pugh,et al.  IBM's 360 and early 370 systems , 1991 .

[65]  Irith Pomeranz,et al.  STOIC: state assignment based on output/input functions , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[66]  Alexander Barkalov,et al.  Partial reconfiguration of compositional microprogram control units implemented on FPGAS , 2006 .

[67]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with VHDL Design , 2008 .

[68]  Srinivas Devadas,et al.  Exact algorithms for output encoding, state assignment, and four-level Boolean minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[69]  Srinivas Devadas,et al.  Easily testable PLA-based finite state machines , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[70]  Chi-Ying Tsui,et al.  Low-power state assignment targeting two- and multilevel logic implementations , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[72]  Dariusz Kania.  Logic synthesis of multi-output functions for PAL-based CPLDs , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[73]  Sungju Park,et al.  Optimal state assignment technique for partial scan designs , 2000 .

[74]  Pascal Sicard,et al.  Multi-level synthesis on programmable devices in the ASYL system , 1990, [Proceedings] EURO ASIC `90.

[75]  Giovanni De Micheli.  Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..