An investigation into transistor-based adiabatic logic styles

Over the past decade, different adiabatic logic styles for low-power applications have been published. Due to the ever shrinking transistor sizes, devices are able to operate at lower potential differences. On the other hand, submicron technological phenomena like short-channel effect are gaining more influence in determining the behavior of devices. To account for these technological differences and advancements, this paper compares and analyzes the performance of various adiabatic logic styles in a uniform environment using a standard 0.18 /spl mu/m CMOS technology.

[1]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[2]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[3]  Roberto Saletti,et al.  Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library , 2002, PATMOS.

[4]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  L. Varga,et al.  An improved pass-gate adiabatic logic , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[6]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[7]  Michael P. Frank.  Common Mistakes in Adiabatic Logic Design and How to Avoid Them , 2003, Embedded Systems and Applications.