High-speed energy-efficient bi-directional transceiver for on-chip global interconnects

In this paper, a new bi-directional transceiver has been proposed for high-speed signalling across on-chip global interconnects. The proposed transceiver has two modes of operation namely, the transmitter and the receiver. As a result, two transceivers sitting at the two ends of an interconnect can support two-way communication through the same link. The transceiver has very low small-signal impedance for both modes of operation and thereby supports high bandwidth of the link. Moreover, because of its high transimpedance gain over a large bandwidth in the receiving mode, the signalling current can be reduced to a very low value. The circuit has been designed in 65 nm, 1.2 V process with a global interconnect of length 10 mm and width 1.5 μm. Post-layout simulation of the transceivers with the link gives an energy efficiency of 0.101 pJ/b for a data transmission of 14 Gbps.

[1]  Maryam Shojaei Baghini,et al.  A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  K.L. Shepard,et al.  Distributed Loss-Compensation Techniques for Energy-Efficient Low-Latency On-Chip Communication , 2007, IEEE Journal of Solid-State Circuits.

[3]  Eisse Mensink,et al.  Power Efficient Gigabit Communication Over Capacitively Driven RC-Limited On-Chip Interconnects , 2010, IEEE Journal of Solid-State Circuits.

[4]  Vladimir Stojanovic,et al.  An Energy-Efficient Equalized Transceiver for RC-Dominant Channels , 2010, IEEE Journal of Solid-State Circuits.

[5]  K. Okada,et al.  A Bidirectional- and Multi-Drop-Transmission-Line Interconnect for Multipoint-to-Multipoint On-Chip Communications , 2008, IEEE Journal of Solid-State Circuits.

[6]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[7]  Pradip Mandal,et al.  A low impedance receiver for power efficient current mode signalling across on-chip global interconnects , 2014 .

[8]  N. Tzartzanis,et al.  Differential current-mode sensing for efficient on-chip global signaling , 2005, IEEE Journal of Solid-State Circuits.

[9]  S. Wong,et al.  Near speed-of-light signaling over on-chip electrical interconnects , 2003 .

[10]  Chung-Kuan Cheng,et al.  Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Ran Ginosar,et al.  Asynchronous Current Mode Serial Communication , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Eisse Mensink,et al.  Optimal Positions of Twists in Global On-Chip Differential Interconnects , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  David Blaauw,et al.  Crosstalk-Aware PWM-Based On-Chip Links With Self-Calibration in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[14]  SeongHwan Cho,et al.  A High-Frequency Compensated Crosstalk and ISI Equalizer for Multi-Channel On-Chip Interconnect in 130-nm CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[15]  B. Nauta,et al.  A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects , 2006, IEEE Journal of Solid-State Circuits.

[16]  Michael P. Flynn,et al.  A 9-Gbit/s Serial Transceiver for On-Chip Global Signaling Over Lossy Transmission Lines , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  SeongHwan Cho,et al.  A 2.5-Gb/s On-Chip Interconnect Transceiver With Crosstalk and ISI Equalizer in 130 nm CMOS , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Wayne P. Burleson,et al.  Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Justin Schauer,et al.  High Speed and Low Energy Capacitively Driven On-Chip Wires , 2008, IEEE J. Solid State Circuits.

[20]  Hannu Tenhunen,et al.  Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Wentai Liu,et al.  Current-mode signaling in deep submicrometer global interconnects , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Eisse Mensink,et al.  Low-Power, High-Speed Transceivers for Network-on-Chip Communication , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.