Trap-Tolerant Device Geometry for InAs/Si pTFETs