Effect of bit-level correlation in stochastic computing

Simple stochastic logic gates can compute complex functions using stochastic computing. A stochastic number is encoded by a unary bit stream where each bit is 0 or 1. The value of the number is represented by the percent of 1's in the number, and is interpreted as a probability. Each bit of the stochastic number can be modeled as a Bernoulli random variable, and each stochastic number can be represented by a binomial random variable. The variance of a stochastic number is given by p(1 - p)/N where N represents the number of bits in the sequence, and p represents the mean value of the number. For long word-lengths, a binomial random variable behaves as a Gaussian random variable. The mean and variance of a two-input stochastic logic gate are dependent on the bit-level correlation of the two inputs. This paper derives closed-form expressions for mean and variance of two-input stochastic logic gates with correlated inputs. An approach to synthesize correlated stochastic bit streams with specified correlation from uncorrelated bit streams is also presented. Using the proposed synthesis method, stochastic logic gates are simulated with correlated inputs. The simulated values of means and variances are shown to be the same as the theoretical values; thus, the closed-form expressions are validated.

[1]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[2]  Keshab K. Parhi,et al.  Lattice FIR digital filter architectures using stochastic computing , 2015, 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[3]  Keshab K. Parhi,et al.  Architectures for digital filters using stochastic computing , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[4]  Keshab K. Parhi,et al.  Successive cancellation decoding of polar codes using stochastic computing , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  John P. Hayes,et al.  Exploiting correlation in stochastic circuit design , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[6]  Brian R. Gaines,et al.  Stochastic computing , 1967, AFIPS '67 (Spring).

[7]  Shie Mannor,et al.  Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding , 2010, IEEE Transactions on Signal Processing.

[8]  Edward J. McCluskey,et al.  Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.

[9]  Brian R. Gaines,et al.  Stochastic Computing Systems , 1969 .

[10]  Kia Bazargan,et al.  The synthesis of combinational logic to generate probabilities , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[11]  Keshab K. Parhi,et al.  Architectures for IIR digital filters using stochastic computing , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Jehoshua Bruck,et al.  Transforming Probabilities With Combinational Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Shie Mannor,et al.  Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.