Symmetrical ESD protection for advanced CMOS technology dedicated to 100 GHz RF application

Abstract The aim of this paper is to present an ESD solution to address several challenges. The first challenge is to obtain a robust ESD protection with symmetrical response under ±1 kV HBM. And the second one is to reach 100 GHz broadband for RF application. These targets are reached thanks to the BIMOS transistor and dual back to back SCR solution, both compatible with advanced CMOS technology. Moreover, the silicon area and leakage constraints are also addressed. The study is performed through the 3D TCAD simulation and RF models on 40 nm and 32 nm. It also includes Transmission Line Pulse (TLP) and S parameters measurements to characterize and qualify this design and topology.

[1]  Ming-Dou Ker,et al.  SCR device with dynamic holding voltage for on-chip ESD protection in a 0.25-/spl mu/m fully salicided CMOS process , 2004 .

[2]  Chun-Yu Lin,et al.  Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies , 2011, IEEE Transactions on Device and Materials Reliability.

[3]  Zhiwei Liu,et al.  An Improved Bidirectional SCR Structure for Low-Triggering ESD Protection Applications , 2008, IEEE Electron Device Letters.

[4]  Yu Bo,et al.  A novel dual SCR device for ESD protection , 2009, 2009 IEEE 8th International Conference on ASIC.

[5]  P. Benech,et al.  Transmission line with 2-kV HBM broadband ESD protection using BIMOS and SCR in advanced CMOS technologies , 2012, 2012 Asia Pacific Microwave Conference Proceedings.

[6]  Ming-Dou Ker,et al.  Optimization of broadband RF performance and ESD robustness by π-model distributed ESD protection scheme , 2006 .

[7]  E. Rosenbaum,et al.  A dual-base triggered SCR with very low leakage current and adjustable trigger voltage , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[8]  P. Benech,et al.  Transmission line with integrated symmetrical 1-kV HBM DC - 100 GHz ESD protection in advanced CMOS technologies , 2012, 2012 7th European Microwave Integrated Circuit Conference.

[9]  J. M. Fournier,et al.  ESD protection using BIMOS transistor in 100 GHz RF application for advanced CMOS technology , 2013, Proceedings of 2013 International Conference on IC Design & Technology (ICICDT).

[10]  P. Benech,et al.  Geometrical impact on RF performances of broadband ESD self protected transmission line in advanced CMOS technologies , 2012, 2012 IEEE International Integrated Reliability Workshop Final Report.

[11]  P. Galy,et al.  Comparison between isolated SCR & embedded dual isolated SCR power devices for ESD power clamp in C45nm CMOS technology , 2010, 2010 IEEE International Conference on Integrated Circuit Design and Technology.

[12]  Ming-Dou Ker,et al.  Design optimization of ESD protection and latchup prevention for a serial I/O IC , 2004, Microelectron. Reliab..

[13]  Jean Jimenez,et al.  BIMOS transistor and its applications in ESD protection in advanced CMOS technology , 2012, 2012 IEEE International Conference on IC Design & Technology.

[14]  Koen G. Verhaege,et al.  High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.