Extend orthogonal Latin square codes for 32-bit data protection in memory applications

Abstract As CMOS technology size scales down, multiple cell upsets (MCUs) caused by a single radiation particle have become one of the most challenging reliability issues for memories used in space application. Error correction codes (ECCs) are commonly used to protect memories against errors. Single error correction-Double error detection (SEC-DED) codes are the simplest and most typical ones, but they can only corrected single errors. The advanced ECCs, which can provide enough protection for memories, cost more overhead due to their complex decoders. Orthogonal Latin square (OLS) codes are one type of one-step majority logic decodable (OS-MLD) codes that can be decoded with low complexity and delay. However, there are no OLS codes directly fitting 32-bit data, which is a typical data size in memories. In this paper, (55, 32) and (68, 32) codes derived from (45, 25) and (55, 25) OLS codes have been proposed in order to improve OLS codes in terms of protection for the 32-bit data. The proposed codes can maintain the correction capability of OLS codes and be decoded with low delay and complexity. The evaluation of the implementations for these codes are presented and compared with those of the shortened version (60, 32) and (76, 32) OLS codes. The results show that the area and power of a 2-bit MCUs immune radiation hardened SRAM that protected by the proposed codes have been reduced by 7.76% and 6.34%, respectively. In the case of a 3-bit MCUs immune, the area and power of whole circuits have been reduced by 8.82% and 4.56% when the proposed codes are used.

[1]  Shi-Jie Wen,et al.  Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Salvatore Pontarelli,et al.  MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Mark F. Flanagan,et al.  Multiple Cell Upset Correction in Memories Using Difference Set Codes , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  G.C. Cardarilli,et al.  Fault tolerant solid state mass memory for space applications , 2005, IEEE Transactions on Aerospace and Electronic Systems.

[5]  Ricardo Reis,et al.  An automatic technique for optimizing Reed-Solomon codes to improve fault tolerance in memories , 2005, IEEE Design & Test of Computers.

[6]  P.P. Ankolekar,et al.  Multibit Error-Correction Methods for Latency-Constrained Flash Memory Systems , 2008, IEEE Transactions on Device and Materials Reliability.

[7]  Salvatore Pontarelli,et al.  A Method to Extend Orthogonal Latin Square Codes , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[9]  M. Sachdev,et al.  A New SEC-DED Error Correction Code Subclass for Adjacent MBU Tolerance in Embedded Memory , 2013, IEEE Transactions on Device and Materials Reliability.

[10]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[11]  J. Dénes,et al.  Latin squares and their applications , 1974 .

[12]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[13]  T. Chen,et al.  On-chip TEC-QED ECC for ultra-large, single-chip memory systems , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[14]  Marco Ottavi,et al.  Design of a fault tolerant solid state mass memory , 2003, IEEE Trans. Reliab..

[15]  Sanghyeon Baeg,et al.  SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.

[16]  D. C. Bossen,et al.  Orthogonal latin square codes , 1970 .

[17]  André DeHon,et al.  Fault Secure Encoder and Decoder for NanoMemory Applications , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Shu Lin,et al.  Error Control Coding , 2004 .

[19]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[20]  Bahar Asgari,et al.  Design of Robust SRAM Cells Against Single-Event Multiple Effects for Nanometer Technologies , 2015, IEEE Transactions on Device and Materials Reliability.

[21]  M. Y. Hsiao,et al.  A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .