Designs and analysis of non-volatile memory cells for single event upset (SEU) tolerance

This paper proposes a comprehensive approach to the designs of low-power non-volatile (NV) memory cells and for attaining Single Event Upset (SEU) tolerance. Three low-power hardened NVSRAM cell designs are proposed; these designs increase the critical charge and decrease power consumption by providing a positive (virtual) ground level voltage. Simulation of these cells shows that their operation has a very high SEU tolerance, the charges in the nodes of the circuits for non-volatile storage and gate leakage current reduction have very high values, thus ensuring that a SEU will highly unlike affect the correct functions. A SER analysis of these cells is also pursued. An extensive evaluation and comparison of different schemes are presented.

[1]  Qing Dong,et al.  Novel RRAM programming technology for instant-on and high-security FPGAs , 2011, 2011 9th IEEE International Conference on ASIC.

[2]  T. Heijmen,et al.  A Comprehensive Study on the Soft-Error Rate of Flip-Flops From 90-nm Production Libraries , 2007, IEEE Transactions on Device and Materials Reliability.

[3]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[4]  S. Haddad,et al.  Erasing characteristics of Cu2O metal-insulator-metal resistive switching memory , 2008 .

[5]  R. Waser.  Resistive non-volatile memory devices (Invited Paper) , 2009 .

[6]  Charan Thondapu,et al.  A gate leakage reduction strategy for sub-70 nm memory circuits , 2004, Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits.

[7]  Wei Wu,et al.  Improving cache lifetime reliability at ultra-low voltages , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[8]  Ali Afzali-Kusha,et al.  Design and Analysis of Two Low-Power SRAM Cell Structures , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Tino Heijmen,et al.  Analytical semi-empirical model for SER sensitivity estimation of deep-submicron CMOS circuits , 2005, 11th IEEE International On-Line Testing Symposium.

[10]  R. Baumann.  Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[11]  P Reviriego,et al.  Improving Memory Reliability Against Soft Errors Using Block Parity , 2011, IEEE Transactions on Nuclear Science.

[12]  Ogun Turkyilmaz,et al.  RRAM-based FPGA for "Normally Off, Instantly On" applications , 2014, J. Parallel Distributed Comput..

[13]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[14]  Patrick Ndai,et al.  Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Stefan Kubicek,et al.  Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100-nm regime , 2000 .

[16]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[17]  Tino Heijmen.  Soft-Error Vulnerability of Sub-100-nm Flip-Flops , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[18]  C. Detcheverry,et al.  SEU critical charge and sensitive area in a submicron CMOS technology , 1997 .

[19]  P. Reviriego,et al.  Enhanced Detection of Double and Triple Adjacent Errors in Hamming Codes Through Selective Bit Placement , 2012, IEEE Transactions on Device and Materials Reliability.

[20]  Yong-Bin Kim,et al.  A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[22]  H. Puchner,et al.  Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.

[23]  Fabrizio Lombardi,et al.  A hybrid non-volatile SRAM cell with concurrent SEU detection and correction , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[24]  Resve Saleh,et al.  Simulation and analysis of transient faults in digital circuits , 1992 .

[25]  Hisashi Shima,et al.  Resistive Random Access Memory (ReRAM) Based on Metal Oxides , 2010, Proceedings of the IEEE.

[26]  Yong-Bin Kim,et al.  Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset , 2012, IEEE Transactions on Device and Materials Reliability.

[27]  Yong-Bin Kim,et al.  Hardening a memory cell for low power operation by gate leakage reduction , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[28]  Yong-Bin Kim,et al.  A Novel Hardened Design of a CMOS Memory Cell at 32nm , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[29]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.