Compact thermal modeling of hot spots in advanced 3D-stacked ICs

This paper presents a new generic methodology used to determine a parameterized compact thermal model for 3-D stacked integrated circuits (3D-SIC). The method allows to calculate the thermal distribution due to hot spots in the die stack. This approach is applied to different case studies of stacked dies configurations. In order to demonstrate the method, a fully generic non-uniform heat sources “grid” with grid size of 100 μm has been considered. With this approach it is possible to derive an easy-to-use, fast prediction tool that, together with a user friendly graphical interface, allows to obtain the temperature distribution in the dies with good accuracy. Parameters such as the structure geometry, the thermal properties of the materials involved and the effects of the presence of a package resistance are investigated. It is demonstrated that this tool can be used for a fast optimization for the structural parameters, thus helping to design a 3-D die stack when a need for thermal management arises.

[1]  Eric Beyne,et al.  THE RISE OF THE 3 RD DIMENSION FOR SYSTEM INTEGRATION , 2006 .

[2]  Enabling SPICE-type modeling of the thermal properties of 3D-stacked ICs , 2006, 2006 8th Electronics Packaging Technology Conference.

[3]  E. Beyne,et al.  The rise of the 3rd dimension for system intergration , 2006, 2006 International Interconnect Technology Conference.

[4]  E. Beyne,et al.  3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.

[5]  M. Rencz.  Thermal issues in stacked die packages , 2005, Semiconductor Thermal Measurement and Management IEEE Twenty First Annual IEEE Symposium, 2005..

[6]  Olivier Vendier,et al.  Thermal modeling and management in ultrathin chip stack technology , 2002 .

[7]  E. Beyne,et al.  Thermal analysis of hot spots in advanced 3D-stacked structures , 2009, 2009 15th International Workshop on Thermal Investigations of ICs and Systems.

[8]  R. Schacht,et al.  In-situ measurement of various thin bond-line-thickness thermal interface materials with correlation to structural features , 2008, 2008 14th International Workshop on Thermal Inveatigation of ICs and Systems.

[9]  Kaustav Banerjee,et al.  Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).