A 2.1-Gb/s 12-Channel Transmitter With Phase Emphasis Embedded Serializer for 55-in UHD Intra-Panel Interface

Phase and amplitude emphasis are combined in a 2.1-Gb/s 12-channel transmitter for ultra-high definition (UHD) intra-panel interface. The transmitter performs phase emphasis within the final 2:1 stage of its 20:1 serializer. This reduces data-dependent jitter (DDJ) without increasing IO capacitance by making the timing of bit transitions depend on the previous data. We have also proved the compensation effect of this emphasis by a mathematical analysis. The low-voltage differential signaling (LVDS) driver in the transmitter can accommodate a 300-mV variation in common-mode voltage and swings of 300 mV–1.2 V in the output signal, so as to match the variations between channel characteristics which occur in large displays. A prototype was fabricated in 28-nm CMOS, and occupies 1.35 mm2; it was tested on a 55-in $3840 \times 2160$ thin-film transistor liquid-crystal display (TFT-LCD) intra-panel interface, where it compensated for channel losses exceeding 10 dB, while reducing eye jitter by 38%: phase emphasis is responsible for about half of this reduction.

[1]  Ali Hajimiri,et al.  A 10Gb/s data-dependent jitter equalizer , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[2]  Pradip Mandal,et al.  Low power LVDS transmitter with low common mode variation for 1GB/s-per pin operation , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  Mike Bichan,et al.  A 6.5 Gb/s backplane transmitter with 6-tap FIR equalizer and variable tap spacing , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[4]  Masayuki Mizuno,et al.  A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1/5-Rate Noise-Tolerant Phase and Frequency Recovery , 2009, IEEE Journal of Solid-State Circuits.

[5]  Young-Hyun Jun,et al.  A 5.8-Gb/s Adaptive Integrating Duobinary DFE Receiver for Multi-Drop Memory Interface , 2017, IEEE Journal of Solid-State Circuits.

[6]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[7]  Yue Lu,et al.  Design and Analysis of Energy-Efficient Reconfigurable Pre-Emphasis Voltage-Mode Transmitters , 2013, IEEE Journal of Solid-State Circuits.

[8]  Suhwan Kim,et al.  A 2.1Gbps 12-channel transmitter with phase emphasis embedded serializer for UHD intra-panel interface , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[9]  A. Hajimiri,et al.  Data-dependent jitter in serial communications , 2005, IEEE Transactions on Microwave Theory and Techniques.

[10]  Shen-Iuan Liu,et al.  A 20-Gb/s Transmitter With Adaptive Preemphasis in 65-nm CMOS Technology , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Shen-Iuan Liu,et al.  A 5 Gb/s Voltage-Mode Transmitter Using Adaptive Time-Based De-Emphasis , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Lin-Kun Wu,et al.  Design of miniaturized common-mode filter by multi-layer low temperature co-fired ceramic , 2003 .

[13]  Lin-Kun Wu,et al.  Design of miniaturized common-mode filter by multilayer low-temperature co-fired ceramic , 2004, IEEE Transactions on Electromagnetic Compatibility.

[14]  F. Fiori,et al.  Distributed Conversion of Common-Mode Into Differential-Mode Interference , 2011, IEEE Transactions on Microwave Theory and Techniques.

[15]  Tzong-Lin Wu,et al.  Overview of Signal Integrity and EMC Design Technologies on PCB: Fundamentals and Latest Progress , 2013, IEEE Transactions on Electromagnetic Compatibility.

[16]  Jin-Ho Kim,et al.  31.4: A 3.4Gbps/lane Low Overhead Clock Embedded Intra‐panel Interface for High Resolution and Large‐Sized TFT‐LCDs , 2013 .

[17]  Lee-Sup Kim,et al.  An Input Data and Power Noise Inducing Clock Jitter Tolerant Reference-Less Digital CDR for LCD Intra-Panel Interface , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Shen-Iuan Liu,et al.  A 1.62/2.7-Gb/s Adaptive Transmitter With Two-Tap Preemphasis Using a Propagation-Time Detector , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  A. Hajimiri,et al.  Phase and amplitude pre-emphasis techniques for low-power serial links , 2006, IEEE Journal of Solid-State Circuits.

[20]  Jun Fan,et al.  Signal Integrity Design for High-Speed Digital Circuits: Progress and Directions , 2010, IEEE Transactions on Electromagnetic Compatibility.

[21]  Bryan Casper,et al.  A 47$\,\times\,$ 10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[22]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-μ/m CMOS , 2001, IEEE J. Solid State Circuits.

[23]  Yuehong Yang,et al.  On Mode Conversion in Geometrically Unbalanced Differential Lines and Its Analogy With Crosstalk , 2015, IEEE Transactions on Electromagnetic Compatibility.

[24]  Ali Hajimiri,et al.  Predicting data-dependent jitter , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.