The STATEMATE Verification Environment - Making It Real

The STATEMATE Verification Environment supports requirement analysis and specification development of embedded controllers as part of the STATE-MATE product offering of I-Logix, Inc. This paper discusses key enhancements of the prototype tool reported in [2,5] in order to enable full scale industrial usage of the tool-set. It thus reports on a successfully completed technology transfer from a prototype tool-set to a commercial offering. The discussed enhancements are substantiated with performance results all taken from real industrial applications of leading companies in automotive and avionics.

[1]  Felix Redmill,et al.  Towards System Safety , 1999, Springer London.

[2]  Kazunori Ueda,et al.  Advances in Computing Science — ASIAN'97 , 1997, Lecture Notes in Computer Science.

[3]  François Pilarski.  Cost Effectiveness of Formal Methods in the Development of Avionics Systems at AÉROSPATIALE , 1998, B.

[4]  Bernhard Josko,et al.  A Visual Fomalism for Real-Time Requirement Specifications , 1997, ARTS.

[5]  Yassine Lakhnech,et al.  Hierarchical Automata as Model for Statecharts , 1997, ASIAN.

[6]  Dieter Monjau,et al.  Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" , 2001, Informationstechnik Tech. Inform..

[7]  David Robertson,et al.  Towards System Safety: Proceedings of the Seventh Safety-Critical Systems Symposium, Huntingdon, UK , 1999 .

[8]  Teodor Rus,et al.  Transformation-Based Reactive Systems Development , 1997, Lecture Notes in Computer Science.

[9]  Udo Brockmeyer,et al.  Tamagotchis Need Not Die - Verification of STATEMENT Design , 1998, TACAS.

[10]  Amnon Naamad,et al.  The STATEMATE semantics of statecharts , 1996, TSEM.

[11]  David Harel,et al.  LSCs: Breathing Life into Message Sequence Charts , 1999, Formal Methods Syst. Des..

[12]  Edmund M. Clarke,et al.  Another Look at LTL Model Checking , 1994, Formal Methods Syst. Des..

[13]  Tiziano Villa,et al.  VIS: A System for Verification and Synthesis , 1996, CAV.

[14]  Peter Jansen,et al.  Verification of Automotive Control Units , 1999, Correct System Design.