3D NAND flash memory with laterally-recessed channel (LRC) and connection gate architecture

A three-dimensional (3D) stacked bit-line NAND flash memory is investigated. The fabrication process flow for the formation of a laterally-recessed bit-line stack is described. Program operation is simulated using a stacked bit-line structure. Inter-layer interference (ILI) is addressed and the minimum isolation oxide thickness between stacked bit-lines is extracted. Simple device and array with the laterally-recessed bit-line stack are fabricated and electrical characteristics are measured. A new array architecture having a connection gate is designed for the 3D stacked bit-line NAND flash memory application.

[1]  SALVO process for sub-50 nm low-V/sub T/ replacement gate CMOS with KrF lithography , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[2]  Pawan Kumar,et al.  Optimizing Effective Channel Length to Minimize Short Channel Effects in Sub-50 nm Single/Double Gate SOI MOSFETs , 2008 .

[3]  Donggun Park,et al.  The future outlook of memory devices , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[5]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[6]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[7]  Yuji Kataoka,et al.  Monte Carlo Simulation of Ion Implantation Profiles Calibrated for Various Ions over Wide Energy Range , 2009 .

[8]  U-In Chung,et al.  Novel 3-D structure for ultra high density flash memory with VRAT (Vertical-Recess-Array-Transistor) and PIPE (Planarized Integration on the same PlanE) , 2008, 2008 Symposium on VLSI Technology.

[9]  Yoondong Park,et al.  Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage , 2006, 2009 Symposium on VLSI Technology.

[10]  Siyoung Choi,et al.  Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (Solid State Drive) , 2006, 2009 Symposium on VLSI Technology.

[11]  O. Faynot,et al.  Novel Si-based nanowire devices: Will they serve ultimate MOSFETs scaling or ultimate hybrid integration? , 2008, 2008 IEEE International Electron Devices Meeting.

[12]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[13]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[14]  Y. Fukuzumi,et al.  Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device , 2008, 2008 IEEE International Electron Devices Meeting.

[15]  O. Faynot,et al.  A stacked SONOS technology, up to 4 levels and 6nm crystalline nanowires, with Gate-All-Around or independent gates (φ-Flash), suitable for full 3D integration , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).