Pros and Cons of Schmitt Trigger Inverters to Mitigate PVT Variability on Full Adders

This paper evaluates the benefits and drawbacks of using Schmitt Trigger (ST) inverters to minimize process, voltage and temperature variability effects on full adders. Variability mainly affects the energy outcomes on full adders, and the use of ST techniques can decrease up to 80% the energy deviation. However, it implies in a significant increase on the energy consumption. Considering the pros and cons, Mirror CMOS FA is the most beneficiated with the ST inverters, with a small impact on the average delay and a significant reduction in the energy and delay deviation.

[1]  Cristina Meinhardt,et al.  Investigating PVT variability effects on full adders , 2016, 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[2]  Massimo Alioto,et al.  Modeling of Delay Variability Due to Supply Variations in Pass-Transistor and Static Full Adders , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[3]  Aminul Islam,et al.  Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells , 2015, IET Circuits Devices Syst..

[4]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[5]  Massimo Alioto,et al.  Delay Variability Due to Supply Variations in Transmission-Gate Full Adders , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Mauro Olivieri,et al.  Optimal NBTI degradation and PVT variation resistant device sizing in a full adder cell , 2015, 2015 4th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions).

[7]  Fabrizio Lombardi,et al.  Modeling Open Defects in Nanometric Scale CMOS , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.

[8]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[9]  S. Dasgupta,et al.  Device and Circuit Co-Design Robustness Studies in the Subthreshold Logic for Ultralow-Power Applications for 32 nm CMOS , 2010, IEEE Transactions on Electron Devices.

[10]  Chip-Hong Chang,et al.  A review of 0.18-μm full adder performances for tree structured arithmetic circuits , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Ricardo Reis,et al.  Impact of schmitt trigger inverters on process variability robustness of 1-Bit full adders , 2017, 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS).