Asymmetric SRAM- Power Dissipation and Delay

In recent years rapid growth is noticed in mobile, hand-held communication devices, battery operated devices and fast data transfer demand, that these systems should have larger memory capacity and low power consumption with minimum operational delays. Since memory is main and consisting a large part of systems, nearly fifty percent, reducing the power and delay in memories becomes a hot burning issue. Almost half of the total CPU (central processing unit) dissipation is due to memory operations. It is necessary to identify the sources of power consumption and delay in memory blocks so that they can be reduced, hence allowing for better overall performance of the system. Today‟s microprocessors are very fast and require fast caches with low power dissipation and low delay. This paper presents the simulation results of 6T SRAM (six transistors static random access memory) cells, which are the main choice for today‟s cache applications. The stability of the cell is best among all the cells, existing in memory cell configurations.

[1]  Adam Brand,et al.  Low power SRAM techniques for handheld products , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[2]  Masashi Horiguchi,et al.  Review and future prospects of low-voltage RAM circuits , 2003, IBM J. Res. Dev..

[3]  Babak Falsafi,et al.  A case for asymmetric-cell cache memories , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Andreas Moshovos,et al.  Low-leakage asymmetric-cell SRAM , 2002, ISLPED '02.

[5]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[6]  Chua-Chin Wang,et al.  A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Memory Technology, Design and Testing , 1996, IEEE International Workshop on Memory Technology, Design and Testing,.

[8]  Feipei Lai,et al.  Zero-aware asymmetric SRAM cell for reducing cache power in writing zero , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Matthias Gries,et al.  The impact of recent DRAM architectures on embedded systems performance , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.

[10]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[11]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[12]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[13]  Krste Asanovic,et al.  Dynamic fine-grain leakage reduction using leakage-biased bitlines , 2002, ISCA.

[14]  T. Mudge,et al.  Drowsy caches: simple techniques for reducing leakage power , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.

[15]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach (4. ed.) , 2007 .

[16]  P. Barnes.  A 500 MHz 64b RISC CPU with 1.5 MB on-chip cache , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[17]  Betty Prince.  Application specific DRAMs Today , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[18]  T. Kirihata.  Embedded dynamic random access memory , 2003, 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672).

[19]  S. Natarajan,et al.  A high density, low leakage, 5T SRAM for embedded caches , 2004, Proceedings of the 30th European Solid-State Circuits Conference.