Partial simulation-driven ATPG for detection and diagnosis of faults in analog circuits

In this paper, we propose a novel fault-oriented test generation methodology for detection and isolation of faults in analog circuits. Given the description of the circuit-under-test, the proposed test generator computes the optimal transient test stimuli in order to detect and isolate a given set of faults. It also computes the optimal set of test nodes to probe at, and the time instants to make measurements. The test generation program accommodates the effects introduced by component tolerances and measurement inaccuracy, and can be tailored to fit the signal generation capabilities of a hardware tester. Experimental results show that the proposed technique can be applied to generate transient tests for both linear and non-linear analog circuits of moderate complexity in reasonably less CPU time. This will significantly impact the test development costs for an analog circuit and will decrease the time-to-market of a product. Finally, the short duration and the easy-to-apply feature of the test stimuli will lead to significant reduction in production test costs.

[1]  R. Voorakaranam,et al.  Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis , 1997, Proceedings International Test Conference 1997.

[2]  Bozena Kaminska,et al.  Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Abhijit Chatterjee,et al.  CONCERT: a concurrent transient fault simulator for nonlinear analog circuits , 1998, ICCAD '98.

[4]  P. M. Lin,et al.  Analogue circuits fault dictionary. New approaches and implementation , 1985 .

[5]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Jacob A. Abraham,et al.  DCIATP-an iterative analog circuit test generation program for generating DC single pattern tests , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[7]  P. M. Kin.  Analog Circuits Fault Dictionary-New Approaches and Implementation , 1985 .

[8]  Sheng-Jen Tsai,et al.  Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.

[9]  Jacob A. Abraham,et al.  A novel test generation approach for parametric faults in linear analog circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[10]  Mani Soma,et al.  Dynamic test signal design for analog ICs , 1995, ICCAD.

[11]  J.W. Bandler,et al.  Fault diagnosis of analog circuits , 1985, Proceedings of the IEEE.

[12]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Abhijit Chatterjee,et al.  Diagnostic Test Pattern Generation for Analog Circuits Using Hierarchical Models , 1999, VLSI Design.

[14]  Abhijit Chatterjee,et al.  Modular fault simulation of mixed signal circuits with fault ranking by severity , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[15]  B. Kaminska,et al.  An integrated approach for analog circuit testing with a minimum number of detected parameters , 1994, Proceedings., International Test Conference.