Atto Joule CMOS gates using reversed sizing and W/L swapping

Voltage reduction is a very widely used low-power technique (as reducing dynamic power quadratically, and leakage power linearly) which does sacrifice performance. An alternate technique, which is much less explored/investigated, is to rely on currents instead. The paper presents a thorough but still preliminary comparison of a recently introduced CMOS design technique which limits/reduces currents, with both the conventional/classical CMOS design, and also with a fresh sub-threshold CMOS design specifically aimed for ultra-low power (ULP). The preliminary results reported here suggest that the new design could achieve: (i) significantly lower power than classical CMOS (20–60×) without drastically degrading performances (5–20×); (ii) much better performances (100–200×) than the ULP scheme considered at power levels which are manageable (10–40x); while (iv) surpassing both of them on power-delay-product (PDP) and energy-delay-product (EDP). In particular, our inverters in 16nm are able to break the atto-Joule barrier at 300mV, and exhibit a delay of about 9ns.

[1]  David Bol,et al.  Building ultra-low-power high-temperature digital circuits in standard high-performance SOI technology , 2008 .

[2]  Walid Ibrahim,et al.  Low-power and highly reliable logic gates transistor-level optimizations , 2010, 10th IEEE International Conference on Nanotechnology.

[3]  K. Roy,et al.  Device optimization for digital sub-threshold operation , 2004, Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC..

[4]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[5]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[6]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[7]  R. M. Swanson,et al.  Ion-implanted complementary MOS transistors in low-voltage circuits , 1972 .

[8]  Yu Cao,et al.  New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[9]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[10]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[11]  Shih-Wei Sun,et al.  Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[12]  F.C. Sabou,et al.  Markov Chain Analysis of Thermally Induced Soft Errors in Subthreshold Nanoscale CMOS Circuits , 2009, IEEE Transactions on Device and Materials Reliability.

[13]  Nisha Checka,et al.  FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics , 2010, Proceedings of the IEEE.

[14]  Armin Tajalli,et al.  Ultra-low power subthreshold current-mode logic utilising PMOS load device , 2007 .

[15]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Benton H. Calhoun,et al.  Flexible Circuits and Architectures for Ultralow Power , 2010, Proceedings of the IEEE.

[17]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[18]  Jan M. Rabaey,et al.  Exploring Very Low-Energy Logic: A Case Study , 2007, J. Low Power Electron..

[19]  Naveen Verma,et al.  Technologies for Ultradynamic Voltage Scaling , 2010, Proceedings of the IEEE.

[20]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[21]  David Blaauw,et al.  Ultralow-voltage, minimum-energy CMOS , 2006, IBM J. Res. Dev..

[22]  Masanori Hashimoto,et al.  Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Christofer Toumazou,et al.  Nanopower Subthreshold MCML in Submicrometer CMOS Technology , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.