Temperature dependent leakage power characteristics of dynamic circuits in sub-65 nm CMOS technologies

The temperature dependent subthreshold and gate oxide leakage power characteristics of domino logic circuits are evaluated in this paper. The preferred input vectors and node voltage states that minimize the total leakage power consumption are identified at the lower and upper extremes of a typical die temperature spectrum. New low leakage circuit design guidelines are presented based on the results. The significantly increased gate dielectric tunneling current, as described in this paper, dramatically changes the leakage power characteristics of dynamic circuits in the sub-65nm CMOS technologies. Furthermore, the leakage power savings provided by the dual threshold voltage domino logic circuit techniques are all together reduced due to the significance of the gate dielectric tunneling in the nanometer CMOS technologies

[1]  Eby G. Friedman,et al.  Sleep switch dual threshold Voltage domino logic with reduced standby leakage current , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  J. Kao.  Dual threshold voltage domino logic , 1999, Proceedings of the 25th European Solid-State Circuits Conference.

[3]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[4]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.

[5]  K. Asanović,et al.  Leakage-biased domino circuits for dynamic fine-grain leakage reduction , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[6]  Eby G. Friedman,et al.  Node voltage dependent subthreshold leakage current characteristics of dynamic circuits , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[7]  Mohamed I. Elmasry,et al.  High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).