Effective Built-In Self-Test for Booth Multipliers

Booth multipliers, widely used as embedded cores in general-purpose data path structures and specialized digital signal processors, pose serious testability problems. This generic BIST scheme does not require DFT modifications in the multiplier structure, guarantees fault coverage higher than 99%, and can be adopted by any module generator.

[1]  Hugo De Man,et al.  Design of a C-testable booth multiplier using a realistic fault model , 1994, J. Electron. Test..

[2]  Yervant Zorian,et al.  An effective BIST scheme for ring-address type FIFOs , 1994, Proceedings., International Test Conference.

[3]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[4]  Janusz Rajski,et al.  Test responses compaction in accumulators with rotate carry adders , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Constantin Halatsis,et al.  C-Testable modified-Booth multipliers , 1996, J. Electron. Test..

[6]  Yervant Zorian,et al.  Built-in self-test for digital integrated circuits , 1994, AT&T Technical Journal.

[7]  R. Stans.  The testability of a modified Booth multiplier , 1989, [1989] Proceedings of the 1st European Test Conference.

[8]  Albrecht P. Stroele.  Test response compaction using arithmetic functions , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  Yervant Zorian,et al.  An Effective BIST Scheme for ROM's , 1992, IEEE Trans. Computers.