A CMOS neural network integrated circuit is discussed, which was designed for very high speed applications. This full-custom, mixed analog-digital chip implements a fully connected feedforward neural network with 70 inputs, 6 hidden layer neurons and one output neuron. The neurons perform inner product operation and have a sigmoid-like activation function. The 70 network inputs and the neural signal processing are analog, the synaptic weights are digitally programmable with 5 bit (4 bits+sign) precision. The synaptic weights are stored on on-chip static RAM cells. The combination of analog and digital techniques results in unique computing power with ease of use. Programming can easily be performed with the help of a spreadsheet or other suitable interface program from a PC. The resolution of the input signals is mainly determined by the signal to noise ratio which lies typically between 8-12 bits. Therefore the equivalent input bandwidth can be as high as 28-42 Gbits/second. The system is designed for very high speed vector classification and the feasibility of a single chip neural network photon trigger for nuclear research is shown. Because of the fully parallel architecture and the fast analog signal processing the network achieves unique computing performance and classifies up to 70 dimensional vectors within 20 nanoseconds, performing 20 billion (2/spl times/10/sup 10/) multiply-and-add operations per second. The circuit occupies 10/spl times/9 mm/sup 2/ silicon area with 1.5 /spl mu/m CMOS process and dissipates only 1 W at 5 V supply.<<ETX>>
[1]
S. Tam,et al.
An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses
,
1990,
International 1989 Joint Conference on Neural Networks.
[2]
Klaas Hoen,et al.
20 million patterns per second analog CMOS neural network pattern classifier
,
1993
.
[3]
Simon M. Tam,et al.
Implementation and performance of an analog nonvolatile neural network
,
1993
.
[4]
Klaas Hoen,et al.
20 Million Patterns Per Second VLSI Neural Network Pattern Classifier
,
1993
.
[5]
Klaas Hoen,et al.
A high-speed analog neural processor
,
1994,
IEEE Micro.