A Reversible Poly-Phase Distributed VCO

A reversible 24-phase closed-loop distributed VCO is implemented in 90nm 10M triple-well 1.2V CMOS using co-planar transmission lines as delay elements. The measured tuning range is 10.4 to 11.4GHz, the phase noise is -96.65dBc/Hz at 1MHz offset, and the circuit uses 70mW from a 1.2V supply

[1]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[4]  Ali Hajimiri,et al.  Silicon-based distributed voltage-controlled oscillators , 2001, IEEE J. Solid State Circuits.

[5]  Salvatore Levantino,et al.  A low–phase–noise 5GHz quadrature CMOS VCO using common–mode inductive coupling , 2002 .