On-chip power network optimization with decoupling capacitors and controlled-ESRs

In this paper, we propose an efficient approach to minimize the noise on power networks via the allocation of decoupling capacitors (decap) and controlled equivalent series resistors (ESR). The controlled-ESR is introduced to reduce the on-chip power voltage fluctuation, including both voltage drop and overshoot. We formulate an optimization problem of noise minimization with the constraint of decap budget. A revised sensitivity calculation method is derived to consider both voltage drop and overshoot. The sequential quadratic programming (SQP) algorithm is adopted to solve the optimization problem where the revised sensitivity is regarded as the gradient. Experimental results show that considering voltage drop without overshoot leads to underestimating noise by 4.8%. We also demonstrate that the controlled-ESR is able to reduce the noise by 25% with the same decap budget.

[1]  Sheldon X.-D. Tan,et al.  A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery , 2004 .

[2]  T. Rahal-Arabi,et al.  On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[3]  Jeonghyeon Cho,et al.  An adaptive on-chip ESR controller scheme in power distribution network for simultaneous switching noise reduction , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[4]  Malgorzata Marek-Sadowska,et al.  On-chip power-supply network optimization using multigrid-based technique , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  D. S. Wills,et al.  On-chip decoupling capacitor optimization using architectural level prediction , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[6]  Yici Cai,et al.  Localized on-chip power delivery network optimization via sequence of linear programming , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[7]  Leon O. Chua,et al.  Computer-Aided Analysis Of Electronic Circuits , 1975 .

[8]  Yici Cai,et al.  Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Sachin S. Sapatnekar,et al.  Analysis and optimization of structured power/ground networks , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Istvan Novak,et al.  Distributed matched bypassing for board-level power distribution networks , 2002 .

[11]  Michael A. Saunders,et al.  SNOPT: An SQP Algorithm for Large-Scale Constrained Optimization , 2005, SIAM Rev..

[12]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[13]  I. Novak,et al.  Overview of some options to create low-Q controlled-ESR bypass capacitors , 2004, Electrical Performance of Electronic Packaging - 2004.

[14]  Larry D. Smith,et al.  Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[15]  Yici Cai,et al.  Partitioning-based approach to fast on-chip decap budgeting and minimization , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[16]  Shih-Ping Han.  A globally convergent method for nonlinear programming , 1975 .

[17]  Sani R. Nassif,et al.  Optimal decoupling capacitor sizing and placement for standard-cell layout designs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Rajendran Panda,et al.  A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming , 2006, 2006 43rd ACM/IEEE Design Automation Conference.