A 1.8-V 256-Mb Multilevel Cell NOR Flash Memory With BGO Function

This paper describes a 1.8-V-only 256-Mb four-level-cell (2 b/cell) NOR flash memory with background operation (BGO) function fabricated in a 130-nm CMOS self-aligned shallow trench isolation (SA-STI) process technology. The new memory array architecture is adopted in which the flash source is connected by local interconnect to reduce the source resistance and constrain the floating-gate coupling effect. The mirrored current sensing read architecture for multilevel-cell operation at a supply voltage of 1.8 V has realized a fast asynchronous random access time (67 ns) and burst read at 54 MHz. A high speed and high reliability of program/erase cycling (100 k) has been achieved by dual-step pulse program algorithm and optimized erase sequence. Page program time and block erase time are 1.54 ms/2 kb and 538 ms/1 Mb, respectively

[1]  T. Hamamoto,et al.  An efficient charge recycle and transfer pump circuit for low operating voltage DRAMs , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[2]  R. Fackenthal,et al.  A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte/s programming , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Souvik Mahapatra,et al.  CHISEL flash EEPROM. I. Performance and scaling , 2002 .

[4]  K. Takeuchi,et al.  A double-level-V/sub th/ select gate array architecture for multi-level NAND flash memories , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[5]  Souvik Mahapatra,et al.  CHISEL flash EEPROM. II. Reliability , 2002 .

[6]  H. Watanabe,et al.  A 44 mm/sup 2/ 4-bank 8-word page read 64 Mb flash memory with flexible block redundancy and fast accurate word-line voltage controller , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Ken Takeuchi,et al.  A Double-Leve1- V th Select Gate Array Architecture for Multilevel NAND Flash Memories , 1996 .

[8]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[9]  K. Fan,et al.  A 1.8 V 128 Mb 125 MHz multi-level cell flash memory with flexible read while write , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  M. Goldman,et al.  A 1.8 V 64 Mb 100 MHz flexible read while write flash memory [in CMOS] , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[11]  Greg Atwood,et al.  A multilevel-cell 32 Mb flash memory , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).