Performance, Metastability, and Soft-Error Robustness Trade-offs for Flip-Flops in 40 nm CMOS

In modern CMOS processes, soft errors and metastability are two prominent failure mechanisms. Radiation induced single event upsets, or soft-errors, have become a dominant failure mechanism in sub-100 nm CMOS memory and logic circuits. The effects of metastability have also becoming increasingly significant in high-speed applications implemented in nanometric processes. In this paper the design trade-offs for flip-flops between performance, soft-error robustness and metastability are described. Soft-error robust flip-flops are implemented based on both the DICE cell and the Quatro cell. SPICE simulations are used to characterize the transient performance and metastability robustness, and device level simulations were performed to quantify the soft-error robustness. The flip-flops were fabricated in the TSMC 40 nm process and radiation measurements were performed at several test facilities. The Quatro flip-flop showed improved soft-error robustness and metastability when compared with a reference D flip-flop and a DICE flip-flop.

[1]  Lee-Sup Kim,et al.  Metastability of CMOS latch/flip-flop , 1990 .

[2]  David M. Bull,et al.  RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[3]  Vivek De,et al.  Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process , 2004 .

[4]  K.A. Bowman,et al.  Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[5]  B. Gilbert,et al.  Autonomous bit error rate testing at multi-gbit/s rates implemented in a 5AM SiGe circuit for radiation effects self test (CREST) , 2005, IEEE Transactions on Nuclear Science.

[6]  Robert C. Aitken,et al.  Impact of Technology and Voltage Scaling on the Soft Error Susceptibility in Nanoscale CMOS , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[7]  David Li,et al.  Design and analysis of metastable-hardened flip-flops in sub-threshold region , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[8]  R. Wong,et al.  Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology , 2011, IEEE Transactions on Nuclear Science.

[9]  Ran Ginosar,et al.  Metastability and Synchronizers: A Tutorial , 2011, IEEE Design & Test of Computers.

[10]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[11]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[12]  A. Albicki,et al.  Analysis of mesastable operation in RS CMOS flip-flops , 1987 .

[13]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[14]  Shi-Jie Wen,et al.  Performance, metastability and soft-error robustness tradeoffs for flip-flops in 40nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  R. Allmon,et al.  On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.

[16]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[17]  Jun Zhou,et al.  Extending Synchronization from Super-Threshold to Sub-threshold Region , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.

[18]  David Li,et al.  Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops , 2011, 2011 12th International Symposium on Quality Electronic Design.