Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC
暂无分享,去创建一个
[1] Rui Paulo Martins,et al. A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.
[2] Franco Maloberti,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[3] Sanroku Tsukamoto,et al. A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[4] Franco Maloberti,et al. Split-SAR ADCs: Improved Linearity With Power and Speed Optimization , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Arthur H. M. van Roermund,et al. 11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[6] Wenbo Liu,et al. A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[7] Chung-Ming Huang,et al. A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[8] U. Seng-Pan,et al. A 10.4-ENOB 120MS/s SAR ADC with DAC linearity calibration in 90nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).