Memristor-MOS hybrid circuit redundant multiplier

This paper introduces a step forward towards memristor-MOS hybrid circuit to achieve any combinational function. The proposed design is based on reducing the area by replacing the complete pull-down network with just one memristor and one comparator. The concept is then verified using an example of a simple function. Also, a proposed architecture for memristor based redundant multiplier circuit is introduced and verified using the SPICE simulation. Therefore, any redundant functions can be implemented using the same concept.

[1]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[2]  A. H. Shaltoot,et al.  Memristor based carry lookahead adder architectures , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  A. A. El-Slehdar,et al.  Memristor-based redundant binary adder , 2014, 2014 International Conference on Engineering and Technology (ICET).

[4]  Qin Yu,et al.  Memristor-based cell design and digital logical operations implementation , 2011, Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology.

[5]  Lars Wanhammar.  DSP integrated circuits , 1999 .

[6]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[7]  R. Williams,et al.  Nano/CMOS architectures using a field-programmable nanowire interconnect , 2007 .

[8]  Earl E. Swartzlander,et al.  Memristor-based arithmetic , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.

[9]  Lars Wanhammer,et al.  DSP integrated circuits , 1999, Academic Press series in engineering.

[10]  Mika Laiho,et al.  Stateful implication logic with memristors , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[11]  L. Chua.  Memristor-The missing circuit element , 1971 .

[12]  A. A. El-Slehdar,et al.  Memristor-based balanced ternary adder , 2013, 2013 25th International Conference on Microelectronics (ICM).

[13]  D. Strukov,et al.  Prospects for terabit-scale nanoelectronic memories , 2004 .

[14]  E. Lehtonen,et al.  Arithmetic operations within memristor-based analog memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).