Markov Chain Analysis of Thermally Induced Soft Errors in Subthreshold Nanoscale CMOS Circuits
暂无分享,去创建一个
[1] David Blaauw,et al. Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..
[2] Irene A. Stegun,et al. Handbook of Mathematical Functions. , 1966 .
[3] R. Iris Bahar,et al. A Model for Soft Errors in the Subthreshold CMOS Inverter , 2006 .
[4] J. Kenney,et al. Mathematics of statistics , 1940 .
[5] C. Mead,et al. White noise in MOS transistors and resistors , 1993, IEEE Circuits and Devices Magazine.
[6] Snorre Aunet,et al. Improving Yield and Defect Tolerance in Multifunction Subthreshold CMOS Gates , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[7] Narayanan Vijaykrishnan,et al. The effect of threshold voltages on the soft error rate [memory and logic circuits] , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).
[8] Fabrizio Bonani,et al. Noise in semiconductor devices: modelling and simulation , 2001 .
[9] O. Faynot,et al. Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm2 6T-SRAM bitcell , 2007, 2007 IEEE International Electron Devices Meeting.
[10] Kartik Mohanram,et al. Reliability Analysis of Logic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] P. Bai,et al. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[12] Leland Chang,et al. A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.
[13] Denis Flandre,et al. A physically-based C/sub /spl infin//-continuous fully-depleted SOI MOSFET model for analog applications , 1996 .
[14] David J. Srolovitz,et al. First passage time Markov chain analysis of rare events for kinetic Monte Carlo: double kink nucleation during dislocation glide , 2002 .
[15] Hiroshi Iwai. The future of CMOS downscaling , 2004 .
[16] Kaushik Roy,et al. Device optimization for ultra-low power digital sub-threshold operation , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[17] Bo Zhai,et al. Exploring Variability and Performance in a Sub-200-mV Processor , 2008, IEEE Journal of Solid-State Circuits.
[18] Hua Li,et al. Thermally-induced soft errors in nanoscale CMOS circuits , 2007, 2007 IEEE International Symposium on Nanoscale Architectures.
[19] John P. Hayes,et al. Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.