Soft-Event-Upset and Soft-Event-Transient Tolerant CMOS Circuit Design for Low-Voltage Low-Power Wireless IoT Applications

In the wireless IoT applications, low power is a critical criteria, and low-voltage is a direct way to meet such demand. However, low-voltage criteria in advanced CMOS VLSI designs will lead to critical design challenges in dealing with soft-error interference, especial while the cascade transistor number is limited under low-voltage operations. Some possible low-voltage SEU-tolerant and SET-tolerant circuit design methods are discussed in this paper, such as robust C-element, Error-Correction with Duplication, dual interlocked storage cell (DICE) latch, and such as feedback redundant SEU-tolerant (FERST) latch designs.

[1]  Ken Choi,et al.  Novel soft error hardening design of Nanoscale CMOS latch , 2010, 2010 International SoC Design Conference.

[2]  Pedro Reviriego,et al.  Signal Shaping Dual Modular Redundancy for Soft Error Tolerant Finite Impulse Response Filters , 2011 .

[3]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[4]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[5]  SheXiao Xuan,et al.  SEU Hardened Flip-Flop Based on Dynamic Logic , 2013, IEEE Transactions on Nuclear Science.

[6]  I-Chyn Wey,et al.  Soft-error tolerant design in near-threshold-voltage computing , 2018, 2018 IEEE International Conference on Applied System Invention (ICASI).

[7]  I-Chyn Wey,et al.  Reliable and low error dual modular redundancy FIR filter with wide protection window , 2014, IEICE Electron. Express.

[8]  Cecilia Metra,et al.  High-Performance Robust Latches , 2010, IEEE Transactions on Computers.

[9]  S. Kuboyama,et al.  DICE-Based Flip-Flop With SET Pulse Discriminator on a 90 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.

[10]  Ken Choi,et al.  High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Ahmad Patooghy,et al.  Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies , 2009, IET Comput. Digit. Tech..