Optimized mapping algorithm to extend lifetime of both NoC and cores in many-core system

Abstract Fast aging of components has become one of the major concerns in Systems-on-Chip with further scaling of the submicron technology, which is accelerated when the working conditions are improper, such as unbalanced components’ utilization. Moreover, in the process of the applications of mapping algorithm, the imbalance of component utilization is more likely to occur. The reason is that the mapping algorithm in the Network-on-Chip (NoC) domain may frequently select some routers/links for mapping while others are underutilized. Consequently, the highly utilized components may age faster than others that results in disconnecting the related cores from the network. To solve this problem, we have proposed a lifetime-aware mapping algorithm named LBC + LBL, which has simultaneously taken the aging of core and link into account when applying the mapping. In this paper, the lifetime is modeled as a resource consumed over time and a lifetime budget metric is accordingly defined. A suitable node, which has the maximum lifetime budget, is selected for mapping. Experimental results show that the proposed lifetime-aware mapping algorithm (LBC + LBL) could improve the minimal mean time to failure (MTTF) of NoC about 15.1%, compared with the mapping algorithm only considering the aging of cores.

[1]  Axel Jantsch,et al.  MapPro: Proactive Runtime Mapping for Dynamic Workloads by Quantifying Ripple Effect of Applications on Networks-on-Chip , 2015, NOCS.

[2]  M. White.  Scaled CMOS Technology Reliability Users Guide , 2010 .

[3]  Bharadwaj Veeravalli,et al.  Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Hannu Tenhunen,et al.  A lifetime-aware runtime mapping approach for many-core systems in the dark silicon era , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Axel Jantsch,et al.  VisualNoC: A Visualization and Evaluation Environment for Simulation and Mapping , 2016, MES@ISCA.

[7]  Pradip Bose,et al.  A Framework for Architecture-Level Lifetime Reliability Modeling , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).

[8]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[9]  Kevin Skadron,et al.  Interconnect Lifetime Prediction for Reliability-Aware Systems , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Sheldon X.-D. Tan,et al.  A Fast Leakage-Aware Full-Chip Transient Thermal Estimation Method , 2018, IEEE Transactions on Computers.

[11]  Marco Gribaudo,et al.  A lightweight and open-source framework for the lifetime estimation of multicore systems , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[12]  Pasi Liljeberg,et al.  CoNA: Dynamic application mapping for congestion reduction in many-core systems , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[13]  Amit Kumar Singh,et al.  Mapping on multi/many-core systems: Survey of current and emerging trends , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Hannu Tenhunen,et al.  Adjustable contiguity of run-time task allocation in networked many-core systems , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[15]  Pradip Bose,et al.  The case for lifetime reliability-aware microprocessors , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[16]  Qiang Li,et al.  A lifetime-aware mapping algorithm to extend MTTF of Networks-on-Chip , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[17]  Sorin Cotofana,et al.  A unified aging model of NBTI and HCI degradation towards lifetime reliability management for nanoscale MOSFET circuits , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[18]  Masoud Daneshtalab,et al.  WeNA: Deterministic Run-time Task Mapping for Performance Improvement in Many-core Embedded Systems , 2015, IEEE Embedded Systems Letters.

[19]  Xiaohang Wang,et al.  Dynamic programming-based lifetime aware adaptive routing algorithm for Network-on-Chip , 2014, 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC).