论文信息 - -LE, HIGH-PERFORMANCE PIN ELECTRONICS IMPLEMENTATION

-LE, HIGH-PERFORMANCE PIN ELECTRONICS IMPLEMENTATION

This paper discusses an implementation of the pin electronics for a distributed architecture (resource-perpin) printed circuit board test system. Included are descriptions of the custom integrated circuits and hybrids used to accomplish this at a reasonable cost. Advantages of a distributed architecture, facilitated by integration, include greater system flexibility for easier use and better quality tests, and improved accuracy through automatic compensation for system errors.

Philip N. King

[1] Matt Snook,et al. A New Hardware Architecture for Digital In-Circuit Testing , 1983, ITC.

[2] Jay M. Stepleton. A new system architecture for a combined in-circuit/functional tester , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3] B.A. Alcorn. Writing correct and usable specifications for board and test: a case study , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[4] Richard Swan,et al. Individual Signal Path Calibration for Maximum Timing Accuracy in a High Pincount VLSI Test System , 1983, ITC.

[5] Stephen A. Cohen. A New Pin Electronics Architecture for High Performance Functional Module Testing , 1986, ITC.

[6] Brian C. Crosby. FAST Technology In-Circuit Testing Considerations , 1983, ITC.