Exploiting advanced fault localization methods for yield & reliability learning on SoCs

This paper proposes advances on fault localization methods suiting the learning of yield and reliability in VLSI cmos technologies. Industrial methodologies and tools will be discussed and the experimental results obtained through their implementation will be presented.

[1]  Kai Yang,et al.  A General Failure Candidate Ranking Framework for Silicon Debug , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[2]  Emil Gizdarski,et al.  Understanding yield losses in logic circuits , 2004, IEEE Design & Test of Computers.

[3]  D. Appello,et al.  Enabling Effective Yield Learning through Actual DFM-Closure at the SoC Level , 2007, 2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.

[4]  Bernd Becker,et al.  Power Droop Testing , 2006, 2006 International Conference on Computer Design.

[5]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[6]  Michael S. Hsiao,et al.  Using Scan-Dump Values to Improve Functional-Diagnosis Methodology , 2007, 25th IEEE VLSI Test Symposium (VTS'07).