Design for Testability Using State Distances
暂无分享,去创建一个
[1] Vishwani D. Agrawal,et al. Synthesis of testable finite state machines , 1990, IEEE International Symposium on Circuits and Systems.
[2] A. Sangiovanni-Vincentelli,et al. A synthesis and optimization procedure for fully and easily testable sequential machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Vishwani D. Agrawal,et al. An architecture for synthesis of testable finite state machines , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..
[4] Kurt Keutzer,et al. A unified approach to the synthesis of fully testable sequential machines , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Janak H. Patel,et al. PROOFS: a fast, memory-efficient sequential circuit fault simulator , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Vishwani D. Agrawal,et al. An economical scan design for sequential logic test generation , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[7] Vishwani D. Agrawal,et al. Finite state machine synthesis with fault tolerant test function , 1992, DAC '92.
[8] Vishwani D. Agrawal,et al. A partition and resynthesis approach to testable design of large circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Elizabeth M. Rudnick,et al. Sequential circuit testability enhancement using a nonscan approach , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[10] Elizabeth M. Rudnick,et al. Non-Scan Design-for-Testability Techniques for Sequential Circuits , 1993, 30th ACM/IEEE Design Automation Conference.
[11] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[12] D. G. Saab,et al. Partial reset: An inexpensive design for testability approach , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[13] Janak H. Patel,et al. A distance reduction approach to design for testability , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[14] Irith Pomeranz,et al. Design and synthesis for testability of synchronous sequential circuits based on strong-connectivity , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.
[15] Vishwani D. Agrawal,et al. Initializability Consideration in Sequential Machine Synthesis , 1992, IEEE Trans. Computers.
[16] Janak H. Patel,et al. An optimization based approach to the partial scan design problem , 1990, Proceedings. International Test Conference 1990.
[17] Vishwani D. Agrawal,et al. Test function embedding algorithms with application to interconnected finite state machines , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Vishwani D. Agrawal,et al. Finite state machine synthesis with embedded test function , 1990 .
[19] Melvin A. Breuer,et al. BALLAST: a methodology for partial scan design , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[20] Janak H. Patel,et al. HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..
[21] Vishwani D. Agrawal,et al. A synthesis approach to design for testability , 1993, Proceedings of IEEE International Test Conference - (ITC).