论文信息 - High-frequency on-chip inductance model

High-frequency on-chip inductance model

The effect of random signal lines on the on-chip inductance is quantitatively investigated, using an S-parameter-based methodology and a full wave solver, leading to an empirical model for high-frequency inductance. The results clearly indicate that the random signal lines as well as designated ground lines provide return paths for gigahertz-frequency signals. In particular, quasi TEM-wave-like propagation mode is observed above 10 GHz, revealing a unique relationship between capacitance and inductance of the signal line. Incorporating the random capacitive coupling effect, our frequency-dependent RLC model is confirmed to be valid up to 100 GHz.

Kwyro Lee | C.Y. Yang | Sang-Pil Sim

[1] Mattan Kamon,et al. FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[2] S. Krishnan,et al. An effective loop inductance model for general non-orthogonal interconnect with random capacitive coupling , 2002, Digest. International Electron Devices Meeting,.

[3] Robert W. Dutton,et al. High-frequency characterization of on-chip digital interconnects , 2002, IEEE J. Solid State Circuits.

[4] Sharad Mehrotra,et al. Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5] Sang-Pil Sim,et al. Unified model for deep sub-micron on-chip interconnects including non-orthogonal architecture = 비직교형 아키텍쳐를 포함하는 깊은 서브 마이크론 On-chip interconnects 를 위한 통합 모델 , 2003 .