A 12 bit split-array switched capacitor power amplifier in 130nm CMOS

This paper presents a 12 bit split-array switched-capacitor power amplifier (SA-SCPA) to improve resolution of an SCPA and hence the linear dynamic range. An attenuation capacitor added between two sub-arrays allows a smaller ratio between the smallest and largest capacitors in the array, accommodating better matching. To compromise between efficiency and linearity, 4 binary bits are chosen for the LSB sub-array and 4 binary + 4 unary bits are chosen for the MSB sub-array. The SA-SCPA is designed and extracted, in a 130nm RF CMOS technology. It delivers a peak output power of 22.6dBm with a peak PAE of 30%. The linearity of the array is simulated using a 64 QAM, OFDM signal with 20 MHz bandwidth and the EVM is 3.8% while meeting the spectral mask.

[1]  R.B. Staszewski,et al.  A digital-to-RF-amplitude converter for GSM/GPRS/EDGE in 90-nm digital CMOS , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[2]  Jeffrey S. Walling,et al.  A Quadrature Switched Capacitor Power Amplifier , 2016, IEEE Journal of Solid-State Circuits.

[3]  Amirpouya Kavousian,et al.  A Digitally Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[4]  Ali M. Niknejad,et al.  A fully-integrated efficient CMOS inverse Class-D power amplifier for digital polar transmitters , 2012, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Yong Lian,et al.  Improved binary-weighted split-capacitive-array DAC for high-resolution SAR ADCs , 2014 .

[6]  Jeffrey S. Walling,et al.  A quadrature switched capacitor power amplifier in 65nm CMOS , 2015, 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[7]  Jeffrey S. Walling,et al.  A Switched-Capacitor RF Power Amplifier , 2011, IEEE Journal of Solid-State Circuits.

[8]  Ali M. Niknejad,et al.  Design Considerations for a Direct Digitally Modulated WLAN Transmitter With Integrated Phase Path and Dynamic Impedance Modulation , 2013, IEEE Journal of Solid-State Circuits.

[9]  D.J. Perreault,et al.  Analysis and Design of High Efficiency Matching Networks , 2006, IEEE Transactions on Power Electronics.

[10]  A. Scuderi,et al.  A 25 dBm Digitally Modulated CMOS Power Amplifier for WCDMA/EDGE/OFDM With Adaptive Digital Predistortion and Efficient Power Control , 2009, IEEE Journal of Solid-State Circuits.

[11]  Jacques C. Rudell,et al.  A Class-G Switched-Capacitor RF Power Amplifier , 2013, IEEE Journal of Solid-State Circuits.

[12]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.