New clock-gating techniques for low-power flip-flops
暂无分享,去创建一个
[1] Sharad Malik,et al. Dynamic power management for microprocessors: a case study , 1997, Proceedings Tenth International Conference on VLSI Design.
[2] Vivek Tiwari,et al. Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[3] Venkatesh Akella,et al. Automatic insertion of gated clocks at register transfer level , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[4] Nogawa,et al. A Data-transition Look-ahead DFF Circuit For Statistical Reduction In Power Consumption , 1997 .
[5] Luca Benini,et al. Reducing switching activity on datapath buses with control-signal gating , 1999 .
[6] Luca Benini,et al. Automatic synthesis of low-power gated-clock finite-state machines , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Ettore Napoli,et al. Analysis of power dissipation in double edge-triggered flip-flops , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[8] Antonio G. M. Strollo,et al. Low power flip-flop with clock gating on master and slave latches , 2000 .
[9] Hiroshi Kawaguchi,et al. A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.
[10] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[11] Sharad Malik,et al. Guarded evaluation: pushing power management to logic synthesis/design , 1995, ISLPED '95.
[12] Tomás Lang,et al. Individual flip-flops with gated clocks for low power datapaths , 1997 .
[13] Farid N. Najm,et al. A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[14] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[15] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.