Chip‐CE/MS using a flat low‐sheath‐flow interface