Bit error rate analysis in Charge Trapping memories for SSD applications
暂无分享,去创建一个
[1] Chih-Yuan Lu,et al. Novel operation schemes to improve device reliability in a localized trapping storage SONOS-type flash memory , 2003, IEEE International Electron Devices Meeting 2003.
[2] Larry C. Andrews. Bit Error Rate , 2004 .
[3] Kinam Kim,et al. Multi-Level NAND Flash Memory with 63 nm-Node TANOS (Si-Oxide-SiN-Al2O3-TaN) Cell Structure , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[4] J. Kessenich,et al. Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.
[5] G. Ghidini,et al. Cycling degradation in TANOS stack , 2009 .
[6] D. Gilmer,et al. Charge loss in TANOS devices caused by Vt sensing measurements during retention , 2010, 2010 IEEE International Memory Workshop.
[7] D. Gilmer,et al. Tunnel oxide degradation in TANOS devices and its origin , 2010, Proceedings of 2010 International Symposium on VLSI Technology, System and Application.
[8] Kuo-Pin Chang,et al. Study of fast initial charge loss and it's impact on the programmed states Vt distribution of charge-trapping NAND Flash , 2010, 2010 International Electron Devices Meeting.
[9] Onur Mutlu,et al. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[10] K. Takeuchi,et al. Error-prediction analyses in 1X, 2X and 3Xnm NAND flash memories for system-level reliability improvement of solid-state drives (SSDs) , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).