Dynamically shift-switched dataline redundancy suitable for DRAM macro with wide data bus

A novel dataline redundancy suitable for an embedded DRAM macro with wide data bus is presented. This redundancy reduces the area required for spare cells from 6 to 1.6% of the area required for normal cells and improves chip yield from 50 to 80%. In addition, it provides a high-speed data path. An embedded DRAM macro adopting the redundancy achieves 200-MHz operation and provides 51.2-Gbit/s bandwidth. It has been fabricated with 0.25-/spl mu/m technology.

[1]  K. Arimoto,et al.  A 5.3-GB/s embedded SDRAM core with slight-boost scheme , 1999 .

[2]  R. Kho,et al.  An ASIC library granular DRAM macro with built-in self test , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[3]  M. Wada,et al.  A configurable DRAM macro design for 2112 derivative organizations to be synthesized using a memory generator , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  T. Furuyama,et al.  A 1.6 Gbyte/s data transfer rate 8 Mb embedded DRAM , 1995 .

[5]  Hiroshi Sato,et al.  Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[6]  Tomoaki Yabe,et al.  A DRAM module generator with an expandable cell array scheme , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).