A 3-mW, 270-Mbps, Clock-Edge Modulated Serial Link for Mobile Displays
暂无分享,去创建一个
In this paper, a single channel clock-edge modulated serial link for mobile display interface is presented. Clock edge modulation (CEM) enables all necessary signals between a graphic processor and a LCD timing controller to be transferred over a single, DC-balanced differential channel, thus greatly saving the power and costs of the existing parallel lines. A simple DLL-based CEM decoder is described that recovers the data with low power consumption and high jitter tolerance. The use of a voltage-mode driver and a single-side termination further reduces the power. A prototype CEM transceiver was implemented in a 0.18mum CMOS process and dissipates 3.12mW when operating at 270-Mb/s and 1.2V
[1] Shen-Iuan Liu,et al. A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme , 2001 .
[2] Gerrit W. den Besten. Data Link in 0.35∝m CMOS , 2000 .
[3] Deog-Kyoon Jeong,et al. 1.04 GBd low EMI digital video interface system using small swing serial link technique , 1998 .
[4] Christer Svensson,et al. A 3-level asynchronous protocol for a differential two-wire communication link , 1994 .