A 58–63.6GHz quadrature PLL frequency synthesizer using dual-injection technique
暂无分享,去创建一个
[1] Shen-Iuan Liu,et al. A digitally calibrated 64.3–66.2GHz phase-locked loop , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.
[2] Shen-Iuan Liu,et al. A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Toshiya Mitomo,et al. A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.
[4] Kenichi Okada,et al. A 58–63.6GHz quadrature PLL frequency synthesizer in 65nm CMOS , 2010, 2010 IEEE Asian Solid-State Circuits Conference.
[5] Yves Rolain,et al. A 57-to-66GHz quadrature PLL in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[6] Shen-Iuan Liu,et al. A 50.8–53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13- $\mu$m CMOS , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.