An Architecture for Generalized Synchronization and Fast Switching

This chapter presents a comprehensive description of an architecture designed with two principal goals in mind. First, the architecture provides a large synchronization space that efficiently implements a variety of synchronizations that are commonly used. Second, it provides fast switching between concurrent computations. The description includes the basic model of a multi-threaded architecture, examples of programming paradigms, synchronization primitives, and hardware implementing critical components of the architecture. Also included are extensions to the architecture to support a priority-driven paradigm for building predictable real-time systems.

[1]  Keshav Pingali,et al.  I-structures: Data structures for parallel computing , 1986, Graph Reduction.

[2]  John P. Lehoczky,et al.  Real-time scheduling support in Futurebus+ , 1990, [1990] Proceedings 11th Real-Time Systems Symposium.

[3]  John P. Lehoczky,et al.  Task Scheduling In Distributed Real-Time Systems , 1987, Other Conferences.

[4]  Arvind,et al.  Future Scientific Programming on Parallel Machines , 1988, J. Parallel Distributed Comput..

[5]  Ragunathan Rajkumar,et al.  Synchronization in Real-Time Systems , 1991 .

[6]  K. Ekanadham,et al.  The price of asynchronous parallelism: an analysis of dataflow architectures , 1989 .

[7]  Chung Laung Liu,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.

[8]  Robert A. Iannucci,et al.  A dataflow/von Neumann hybrid architecture , 1988 .

[9]  Arvind,et al.  Executing a Program on the MIT Tagged-Token Dataflow Architecture , 1990, IEEE Trans. Computers.

[10]  R. Rajkumar Real-time synchronization protocols for shared memory multiprocessors , 1990, Proceedings.,10th International Conference on Distributed Computing Systems.

[11]  Ragunathan Rajkumar,et al.  Synchronization in Real-Time Systems: A Priority Inheritance Approach , 1991 .

[12]  Lui Sha,et al.  Performance of real-time bus scheduling algorithms , 1986, SIGMETRICS '86/PERFORMANCE '86.

[13]  Kattamuri Ekanadham,et al.  Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution , 1987, IEEE Transactions on Computers.