Achieving Wave Pipelining in Spin Wave Technology

By their very nature, voltage/current excited Spin Waves (SWs) propagate through waveguides without consuming noticeable power. If SW excitation is performed by the continuous application of voltages/currents to the input, which is usually the case, the overall energy consumption is determined by the transducer power and the circuit critical path delay, which leads to high energy consumption because of SWs slowness. However, if transducers are operated in pulses the energy becomes circuit delay independent and it is mainly determined by the transducer power and delay, thus pulse operation should be targeted. In this paper, we utilize a 3-input Majority gate (MAJ) to investigate the Continuous Mode Operation (CMO), and Pulse Mode Operation (PMO). Moreover, we validate CMO and PMO 3-input Majority gate by means of micromagnetic simulations. Furthermore, we evaluate and compare the CMO and PMO Majority gate implementations in term of energy. The results indicate that PMO diminishes MAJ gate energy consumption by a factor of 18. In addition, we describe how PMO can open the road towards the utilization of the Wave Pipelining (WP) concept in SW circuits. We validate the WP concept by means of micromagnetic simulations and we evaluate its implications in term of throughput. Our evaluation indicates that for a circuit formed by four cascaded MAJ gates WP increases the throughput by 3.6x.

[1]  Abdulqader Mahmoud,et al.  Spin Wave Normalization Toward All Magnonic Circuits , 2021, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Said Hamdioui,et al.  2-Output Spin Wave Programmable Logic Gate , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[3]  C. Adelmann,et al.  Introduction to spin wave computing , 2020, Journal of Applied Physics.

[4]  Said Hamdioui,et al.  n-bit Data Parallel Spin Wave Logic Gate , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Abdulqader Mahmoud,et al.  Fan-out enabled spin wave majority gate , 2020, AIP Advances.

[6]  He Wang,et al.  Graphene Nanoribbon Based Complementary Logic Gates and Circuits , 2019, IEEE Transactions on Nanotechnology.

[7]  Christoph Adelmann,et al.  First experimental demonstration of a scalable linear majority gate based on spin waves , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[8]  Ewout W. Steyerberg,et al.  Big Data and Predictive Analytics: Recalibrating Expectations , 2018, JAMA.

[9]  Paul D. Franzon,et al.  International Roadmap of Devices and Systems 2017 Edition: Beyond CMOS chapter. , 2018 .

[10]  B. Hillebrands,et al.  Reconfigurable nanoscale spin-wave directional coupler , 2017, Science Advances.

[11]  Rudy Lauwereins,et al.  Wave pipelining for majority-based beyond-CMOS technologies , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[12]  J. Swerts,et al.  Time-resolved spin-torque switching in MgO-based perpendicularly magnetized tunnel junctions , 2016, 1602.00894.

[13]  Csaba Andras Moritz,et al.  Wave Interference Functions for Neuromorphic Computing , 2015, IEEE Transactions on Nanotechnology.

[14]  F. García-Sánchez,et al.  The design and verification of MuMax3 , 2014, 1406.7635.

[15]  S. Hamdioui,et al.  Why is CMOS scaling coming to an END? , 2008, 2008 3rd International Design and Test Workshop.

[16]  Sang-Koog Kim,et al.  Conceptual design of spin wave logic gates based on a Mach–Zehnder-type spin wave interferometer for universal logic functions , 2008 .

[17]  M. Kostylev,et al.  Realization of spin-wave logic gates , 2007, 0711.4720.

[18]  M. Kostylev,et al.  Spin-wave logical gates , 2005 .

[19]  A. Slavin,et al.  Theory of dipole-exchange spin wave spectrum for ferromagnetic films with mixed exchange boundary conditions , 1986 .

[20]  L. W. Cotten Maximum-rate pipeline systems , 1969, AFIPS '69 (Spring).

[21]  Leonard W. Cotten Circuit implementation of high-speed pipeline systems , 1965, AFIPS '65 (Fall, part I).