A dynamic test compaction procedure for high-quality path delay testing

We propose a dynamic test compaction procedure to generate high-quality test patterns for path delay faults. While the proposed procedure generates a compact two-pattern test set for paths selected by a path selection criterion, the generated test set would detect not only faults on the selected paths but also faults on many unselected paths. Hence both high test quality by detecting untargeted faults and test cost reduction by reducing test patterns can be achieved. Experimental results show that the proposed procedure could generate a compact test set that detect many untargeted path delay faults certainly, compared with the static test compaction method previously proposed (Kajihara et al., 2005)

[1]  Irith Pomeranz,et al.  Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[4]  Kaushik Roy,et al.  Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.

[5]  Melvin A. Breuer,et al.  High quality robust tests for path delay faults , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[6]  Spyros Tragoudas,et al.  A critical path selection method for delay testing , 2004 .

[7]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[8]  Jing-Jia Liou,et al.  False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[9]  Irith Pomeranz,et al.  On Selecting Testable Paths in Scan Designs , 2003, J. Electron. Test..

[10]  Irith Pomeranz,et al.  Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Spyros Tragoudas,et al.  A critical path selection method for delay testing , 2004, 2004 International Conferce on Test.

[12]  Kwang-Ting Cheng,et al.  Path selection and pattern generation for dynamic timing analysis considering power supply noise effects , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  Irith Pomeranz,et al.  Selection of potentially testable path delay faults for test generation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[15]  Dhiraj K. Pradhan,et al.  A method to derive compact test sets for path delay faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[16]  Xiaoqing Wen,et al.  Path delay test compaction with process variation tolerance , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[17]  Soumitra Bose,et al.  Generation of compact delay tests by multiple path activation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[18]  S. Sahni,et al.  On path selection in combinational logic circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[19]  Janak H. Patel,et al.  Finding a small set of longest testable paths that cover every gate , 2002, Proceedings. International Test Conference.

[20]  Janak H. Patel,et al.  Compact two-pattern test set generation for combinational and full scan circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[21]  Irith Pomeranz,et al.  A postprocessing procedure of test enrichment for path delay faults , 2004, 13th Asian Test Symposium.

[22]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[23]  D. M. H. Walker,et al.  An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit , 2003, International Test Conference, 2003. Proceedings. ITC 2003..