Differential pair sense amplifier for a robust reading scheme for memristor-based memories

Memristors-based memories utilize the memristor's resistance programmability and small structure to realize high density non-volatile memories. This programmability arises from the dependence of the memristor's resistance on the magnetic flux and total charge, rather than the voltage and current passing through it. However, a critical requirement in memory applications is that the reading scheme should preserve the memristor state after the read. In this paper, we propose a robust reading scheme for memristor-based memories that uses a differential pair sensing amplifier.

[1]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[2]  Y. Massoud,et al.  Predicting the Performance of Low-Loss On-Chip Inductors Realized Using Carbon Nanotube Bundles , 2008, IEEE Transactions on Electron Devices.

[3]  Arthur Nieuwoudt,et al.  Efficient Simulation of Subwavelength Plasmonic Waveguides Using Implicitly Restarted Arnoldi , 2006 .

[4]  Arthur Nieuwoudt,et al.  Predicting the Performance and Reliability of Carbon Nanotube Bundles for On-Chip Interconnect , 2007, 2007 Asia and South Pacific Design Automation Conference.

[5]  L. Chua.  Memristor-The missing circuit element , 1971 .

[6]  Amir Hosseini,et al.  A fault-aware dynamic routing algorithm for on-chip networks , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[7]  Garrett S. Rose,et al.  Overview: Memristive devices, circuits and systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[8]  Narayanan Vijaykrishnan,et al.  Mitigating Thermal Effects on Clock Skew with Dynamically Adaptive Drivers , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[9]  Yong-Bin Kim,et al.  Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection , 2010, IEEE Transactions on Nanotechnology.

[10]  Kartik Mohanram,et al.  Parameter-Variation-Aware Analysis for Noise Robustness , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[11]  Richard G. Baraniuk,et al.  On the feasibility of hardware implementation of sub-Nyquist random-sampling based analog-to-information conversion , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[12]  Arthur Nieuwoudt,et al.  Hierarchical Optimization Methodology for Wideband Low Noise Amplifiers , 2007, 2007 Asia and South Pacific Design Automation Conference.

[13]  Cong Xu,et al.  Impact of process variations on emerging memristor , 2010, Design Automation Conference.

[14]  Y. Massoud,et al.  Efficient Simulation of Subwavelength Plasmonic Waveguides Using Implicitly Restarted Arnoldi , 2006, 2006 Sixth IEEE Conference on Nanotechnology.

[15]  Eby G. Friedman,et al.  Arithmetic encoding for memristive multi-bit storage , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[16]  Kyungmin Kim,et al.  Memristor Applications for Programmable Analog ICs , 2011, IEEE Transactions on Nanotechnology.

[17]  Adnan Aziz,et al.  Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[18]  Dmitri B. Strukov,et al.  Hybrid CMOS/memristor circuits , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[19]  Uri C. Weiser,et al.  Memristor-based IMPLY logic design procedure , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[20]  Peng Li,et al.  Nonvolatile memristor memory: Device characteristics and design implications , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[21]  Arthur Nieuwoudt,et al.  Increasing Manufacturing Yield for Wideband RF CMOS LNAs in the Presence of Process Variations , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[22]  Kaushik Roy,et al.  Process Variations and Process-Tolerant Design , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).