On the Impact of Time-Zero Variability, Variable NBTI, and Stochastic TDDB on SRAM Cells

We propose a Monte Carlo (MC) simulation framework for circuits taking into account the time-dependent dielectric breakdown (TDDB) statistics along with time-0 variability and variable negative-bias temperature instability (NBTI) under circuit operating conditions in SPICE environment. MC simulation is performed with the proposed framework for ~100k static random access memory (SRAM) cells using experimentally calibrated device-level degradation distribution. Cell performance degradation is compared for both planar and FinFET-based SRAM cells. It is shown that TDDB can significantly impact the SRAM failure probability even under usual circuit operation. It is reported that FinFET-based cells show far more robustness toward cell performance degradation than their planar counterparts.

[1]  C. Auth,et al.  Bias temperature instability variation on SiON/Poly, HK/MG and trigate architectures , 2014, 2014 IEEE International Reliability Physics Symposium.

[2]  Yung-Huei Lee,et al.  Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[3]  E. Wu,et al.  Failure-current based oxide reliability assessment methodology , 2008, 2008 IEEE International Reliability Physics Symposium.

[4]  Yu Wang,et al.  Circuit-level delay modeling considering both TDDB and NBTI , 2011, 2011 12th International Symposium on Quality Electronic Design.

[5]  Barry P. Linder,et al.  Growth and scaling of oxide conduction after breakdown , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[6]  Muhammad A. Alam,et al.  A study of soft and hard breakdown - Part I: Analysis of statistical percolation conductance , 2002 .

[7]  Souvik Mahapatra,et al.  An Experimental Perspective of Trap Generation Under BTI Stress , 2015, IEEE Transactions on Electron Devices.

[8]  E. Wu,et al.  On the progressive breakdown statistical distribution and its voltage acceleration , 2007, 2007 IEEE International Electron Devices Meeting.

[9]  Yung-Huei Lee,et al.  Thin-Gate-Oxide Breakdown and CPU Failure-Rate Estimation , 2007, IEEE Transactions on Device and Materials Reliability.

[10]  M. Mendicino,et al.  Realistic Projections of Product Fails from NBTI and TDDB , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[11]  J. Stathis,et al.  Dielectric breakdown mechanisms in gate oxides , 2005 .

[12]  Philippe Roussel,et al.  Gate oxide breakdown in FET devices and circuits: From nanoscale physics to system-level reliability , 2007, Microelectron. Reliab..

[13]  G. Ghibaudo,et al.  Unified Compact Model of Soft Breakdown Oxide Degradation and Its Impact on CMOS Circuits Reliability , 2012, IEEE Transactions on Device and Materials Reliability.

[14]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[15]  Sachin S. Sapatnekar,et al.  Scalable Methods for Analyzing the Circuit Failure Probability Due to Gate Oxide Breakdown , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  J. Sune,et al.  New physics-based analytic approach to the thin-oxide breakdown statistics , 2001, IEEE Electron Device Letters.

[17]  C. Prasad,et al.  Gate dielectric TDDB characterizations of advanced High-k and metal-gate CMOS logic transistor technology , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[18]  DC / AC BTI variability of SRAM circuits simulated using a physics-based compact model , 2014, 2014 IEEE International Reliability Physics Symposium.

[19]  X. Federspiel,et al.  BTI variability fundamental understandings and impact on digital logic by the use of extensive dataset , 2013, 2013 IEEE International Electron Devices Meeting.

[20]  T. Nigam,et al.  Temperature dependence and conduction mechanism after analog soft breakdown , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[21]  M. Alam,et al.  A Comparative Study of Different Physics-Based NBTI Models , 2013, IEEE Transactions on Electron Devices.

[22]  J. Sune,et al.  Statistics of competing post-breakdown failure modes in ultrathin MOS devices , 2006, IEEE Transactions on Electron Devices.

[23]  J. Sune,et al.  A Compact Model for Oxide Breakdown Failure Distribution in Ultrathin Oxides Showing Progressive Breakdown , 2008, IEEE Electron Device Letters.

[24]  Karim El Sayed,et al.  Modeling Statistical Variability with the Impedance Field Method A systematic comparison between the Impedance Field and the “Atomistic” Method , 2013 .

[25]  A. Asenov,et al.  Simulation Study of Dominant Statistical Variability Sources in 32-nm High- $\kappa$/Metal Gate CMOS , 2012, IEEE Electron Device Letters.

[26]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[27]  J. Jopling,et al.  Dielectric breakdown in a 45 nm high-k/metal gate process technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[28]  Kaushik Roy,et al.  Statistical SBD Modeling and Characterization and Its Impact on SRAM Cells , 2014, IEEE Transactions on Electron Devices.

[29]  Mark Y. Liu,et al.  Reliability characterization of 32nm high-K and Metal-Gate logic transistor technology , 2010, 2010 IEEE International Reliability Physics Symposium.

[30]  Yung-Huei Lee,et al.  Implant damage and gate-oxide-edge effects on product reliability , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[31]  J. Stathis,et al.  The impact of gate-oxide breakdown on SRAM stability , 2002, IEEE Electron Device Letters.

[32]  K. Taniguchi,et al.  A new model of time evolution of gate leakage current after soft breakdown in ultra-thin gate oxides , 2002, Digest. International Electron Devices Meeting,.

[33]  Jordi Suñé,et al.  Electron transport through broken down ultra-thin SiO2 layers in MOS devices , 2004, Microelectron. Reliab..

[34]  S. Mahapatra,et al.  Impact of time-zero and NBTI variability on sub-20nm FinFET based SRAM at low voltages , 2015, 2015 IEEE International Reliability Physics Symposium.