A new built-in self-test method based on prestored testing

Built-in-self-test (BIST) schemes provide on-chip circuitry to generate test vectors and to analyze output responses so that testing can be performed without using expensive external testers. The authors present a unified approach to test pattern generation and output compaction. ISCAS benchmark circuits are used to show the applicability of the proposed method.<<ETX>>

[1]  W. Daehn,et al.  Aliasing errors in multiple input signature analysis registers , 1989, [1989] Proceedings of the 1st European Test Conference.

[2]  Eduard Cerny,et al.  A Class of Test Generators for Built-In Testing , 1983, IEEE Transactions on Computers.

[3]  John P. Hayes,et al.  Transition Count Testing of Combinational Logic Circuits , 1976, IEEE Transactions on Computers.

[4]  William C. Carter,et al.  Signature Testing with Guaranteed Bounds for Fault Coverage , 1982, ITC.

[5]  Yervant Zorian,et al.  Optimizing error masking in BIST by output data modification , 1990, J. Electron. Test..

[6]  Dhiraj K. Pradhan,et al.  A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression , 1991, IEEE Trans. Computers.

[7]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[8]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[9]  Janak H. Patel,et al.  Design of Test Pattern Generators for Built-In Test , 1984, ITC.

[10]  Alfred K. Susskind,et al.  Testing by Verifying Walsh Coefficients , 1983, IEEE Transactions on Computers.

[11]  Niraj K. Jha,et al.  A new transition count method for testing of logic circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[13]  Kewal K. Saluja,et al.  A method of reducing aliasing in a built-in self-test environment , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  F. Brglez,et al.  A neutral netlists of 10 combinational circuits and a target translator in FORTRAN , 1985 .

[15]  John P. Robinson,et al.  Design of low cost ROM based test generators , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[16]  John P. Robinson,et al.  Test generation to minimize error masking , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  John P. Robinson,et al.  Aliasing probability in multiple input linear signature automata for q-ary symmetric errors , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[18]  John P. Robinson,et al.  Cyclic code weight spectra and BIST aliasing , 1991, J. Electron. Test..

[19]  Jacob Savir,et al.  Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.

[20]  René David.  Comments on "Signature Analysis for Multiple Output Circuits" , 1990, IEEE Trans. Computers.

[21]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[22]  John P. Robinson,et al.  A Fast Algorithm for Optimum Syndrome Space Compression , 1988, IEEE Trans. Computers.

[23]  John P. Robinson,et al.  Aliasing properties of circular MISRs , 1993, J. Electron. Test..