An algorithm for VLSI implementation of highly efficient cubic-polynomial evaluation

In this paper, we present a novel cubic-polynomial evaluation algorithm. It is suitable for VLSI implementation and the computational cost is reduced to about 66% of the previously reported method.

[1]  Lalit M. Patnaik,et al.  Systolic Evaluation of Polynomial Expressions , 1990, IEEE Trans. Computers.

[2]  K. Fujino,et al.  A Programmable Mixed-signal ASIC For Power Metering , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.