Design guidelines for optimized nested Miller compensation

The nested Miller compensation of three-stage amplifiers is reviewed by using a novel and simple design-oriented approach allowing the control of the overall phase margin as well as that of each internal loop. Furthermore, a novel technique using nulling resistors to remove the RHP zeroes is discussed which greatly improves frequency and slew-rate performance, without increasing the power consumption. Thanks to the small compensation capacitors employed, the approach is suited for integration and in particular where large load capacitors have to be driven. SPICE simulations based on a 0.8-/spl mu/m CMOS design are given and found in remarkable agreement with the theoretical analysis.

[1]  Ron Hogervorst,et al.  A programmable 1.5 V CMOS class-AB operational amplifier with hybrid nested Miller compensation for 120 dB gain and 6 MHz UGF , 1994 .

[2]  M.G.R. Degrauwe,et al.  A rail-to-rail input/output CMOS power amplifier , 1989 .

[3]  P.R. Gray,et al.  An integrated NMOS operational amplifier with internal compensation , 1976, IEEE Journal of Solid-State Circuits.

[4]  Johan H. Huijsing,et al.  Operational amplifier with 1-V rail-to-rail multipath-driven output stage , 1991 .

[5]  J. H. Huijsing,et al.  Comments on "A 100-MHz 100 dB operational amplifier with multipath nested Miller compensation structure" [and reply] , 1996, IEEE J. Solid State Circuits.

[6]  A. Gola,et al.  A fully differential CMOS line driver for ISDN , 1990 .

[7]  Rinaldo Castello,et al.  A high-linearity 50- Omega CMOS differential driver for ISDN applications , 1991 .

[8]  Germano Nicollini,et al.  A 3.3-V 800-nV/sub rms/ noise, gain-programmable CMOS microphone preamplifier design using yield modeling technique , 1993 .

[9]  P.K.T. Mok,et al.  Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[10]  E. Cherry A new result in negative-feedback theory, and its application to audio power amplifiers , 1978 .

[11]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[12]  Willy Sansen,et al.  A CMOS large-swing low-distortion three-stage class AB power amplifier , 1990 .

[13]  Edward M. Cherry,et al.  Nested Differentiating Feedback Loops in Simple Audio Amplifiers , 1982 .

[14]  G. Palumbo,et al.  A compensation strategy for two-stage CMOS opamps based on current buffer , 1997 .

[15]  Ka Nang Leung,et al.  Right-half-plane zero removal technique for low-voltage low-power nested Miller compensation CMOS amplifier , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[16]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[17]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[18]  Johan H. Huijsing,et al.  Low-voltage operational amplifier with rail-to-rail input and output ranges , 1989 .

[19]  Paul R. Gray,et al.  CMOS pulse-code-modulation voice codec , 1978 .

[20]  R. Castello,et al.  A CMOS low-distortion fully differential power amplifier with double nested Miller compensation , 1993 .